# Fast Thermal Analysis for Chiplet Design based on Graph Convolution Networks

Liang Chen, Wentian Jin, and Sheldon X.-D. Tan Department of Electrical and Computer Engineering University of California, Riverside



27th Asia and South Pacific Design Automation Conference ASP-DAC 2022





### Contents

- **1** Motivation
- **2** Proposed GCN Networks
- **3** Data Preparation
- **4** Experimental Results
- **5** Conclusions



## **Emerging chiplet design face many challenges**

#### **2.5-D Chiplet-based Systems**



A 6 chiplets design<sup>[1]</sup>

CHIPLET-BASED ARCHITECTURE



Top view

#### **Optimization for Chiplet Placement in 2.5-D Systems**



Network topologies of CPU-DRAM System<sup>[2]</sup>



Network topologies of Multi-GPU System<sup>[2]</sup>



Thermal maps for different chiplet placements<sup>[2]</sup>



Thermal maps for different chiplet placements<sup>[2]</sup>

[1] P. Vivet *et al.*, "IntAct: A 96-Core Processor With Six Chiplets 3D-Stacked on an Active Interposer With Distributed Interconnects and Integrated Power Management," *IEEE J. Solid-State Circuits*, vol. 56, no. 1, pp. 79-97, Jan. 2021.

[2] Y. Ma. Cross-layer design of thermally-aware 2.5 D systems. Diss. Boston University, 2020.



## Existing thermal analysis for chiplet design

#### **Thermal Map estimation for Chiplet based Systems**



Cross-section view of chiplet systems<sup>[3]</sup>

#### Thermal simulation methodology

Finite element method (COMSOL)



$$\sum_{i} T_{i} \int_{\Omega} k \nabla \psi_{i} \cdot \nabla \psi_{j} dV + \sum_{i} \int_{\partial \Omega} (-kT_{i} \nabla \psi_{i}) \cdot \mathbf{n} \psi_{j} dS = \int_{\Omega} g\left(\sum_{i} T_{i} \psi_{i}\right) \psi_{j} dV$$

Compact Thermal Model (Hotspot)



#### $\mathbf{GT}=\mathbf{P}$

[3] A. Coskun *et al.*, "Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 39, no. 12, pp. 5183-5196, Dec. 2020.
[4] W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron, and M. R. Stan, "Hotspot: a compact thermal modeling methodology for early-stage vlsi design," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 14, no. 5, pp. 501–513, May 2006.



### **Several ML-based analysis proposed recently**

#### Machine learning for thermal estimation

#### Advantage

- Differentiable and directly provide the sensitivity matrix
- Fast speed with high accuracy

Machine learning methods for thermal simulation

- Neural Networks<sup>[5][6]</sup>
- Long-Short-Term-Memory Networks(LSTM)<sup>[7]</sup>
- Generative adversarial networks (GAN)<sup>[8]</sup>
- Convolutional Neural networks (CNN)<sup>[9]</sup>

[5] K. Zhang *et al.*, "Machine learning-based temperature prediction for runtime thermal management across system components," *IEEE Transactions on Parallel and Distributed Systems*, vol. 29, no. 2, pp. 405–419, Feb 2018.
[6] D.-C. Juan, H. Zhou, D. Marculescu, and X. Li, "A learning-based autoregressive model for fast transient thermal analysis of chipmultiprocessors," *in Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, 2012, pp. 597–602.

[7] S. Sadiqbatcha *et al.*, "Post-silicon heat-source identification and machine-learning based thermal modeling using infrared thermal imaging," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, 2020.
[8] W. Jin, S. Sadiqbatcha, J. Zhang, and S. X.-D. Tan, "Full-chip thermal map estimation for commercial multi-core cpus with generative adversarial learning," *in Proc. Int. Conf. on Computer Aided Design (ICCAD)*. New York, NY, USA: ACM, Nov. 2020, pp. 1–9.

[9] V. A. Chhabria *et al.*, "Thermal and ir drop analysis using convolutional encoderdecoder networks," *in Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, 2021, pp. 690–696.



## **Challenges facing existing solutions**

#### Machine learning for thermal estimation

#### Disadvantage

 Not transferable (The machine learning models fail to predict the unseen design)

Make machine learning methods transferable

• Tile-based methods<sup>[10]</sup>



• It is very difficult to determine the tile size

Graph convolutional networks (GNN)<sup>[11]</sup>



[10] J. Wen *et al.*, "DNN-based fast static onchip thermal solver," in *Proc. Semiconductor Thermal Meas.*, *Modeling Manage. Symp. (SEMI-THERM)*, 2020, pp. 65–75.

[11] W. Hamilton *et al.*, "Inductive representation learning on large graphs," in *Advances in Neural Information Processing Systems*, vol. 30. Curran Associates, Inc., 2017, pp. 1024–1034.



## Numerical methods starts with mesh/graph representation of the problem

We can leverage existing numerical analysis framework for new ML-based approach

#### Graph in numerical method







Thermal resistance networks<sup>[4]</sup> Networks for TEC and microchannel<sup>[13]</sup>

[12] F. Alet *et al.* "Graph element networks: adaptive, structured computation and memory." *International Conference on Machine Learning*, 2019.

[13] F. Kaplan, M. Said, S. Reda and A. K. Coskun, "LoCool: Fighting Hot Spots Locally for Improving System Energy Efficiency," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 39, no. 4, pp. 895-908, April 2020.



## Compat thermal model (HotSpot) for chiplet thermal analysis

We use thermal resistance networks from HotSpot to represent chiplet





**Chiplets Layers** 



Cross-section view of chiplet systems



Thermal resistance networks in Hotspot



Chip

## Graph representation of thermal resistance networks for chiplet thermal analysis

Compact Thermal Model (Hotspot)

Graph Structure



 $x_{5} =$  $\mathbf{x}_2 =$ e<sub>5,9</sub>  $x_{3,5} =$  $e_{1,2}$  $\mathbf{x}_9 =$  $x_{5.9} =$ e<sub>2,3</sub> *e*<sub>3,5</sub>  $x_{2,3} =$  $e_{5,6}$  $x_{6,8} =$  $x_{3.7} =$  $x_8 =$ *e*<sub>3,7</sub> *e*<sub>6,8</sub>  $x_{2} =$  $x_4 =$  $\mathbf{X}_7$ 

- Undirected Graph
- Node embedding features (Power, Temperature)
- Edge embedding features(Resistance)

Thermal resistance networks in Hotspot

Graph G=(V, E)



## Several new techniques of graph neural networks

Graph Convolution Networks<sup>[11]</sup>



Graph Attention Networks<sup>[14]</sup>

[14] P. Velickovic et al., "Graph attention networks," in Proc. ICLR, 2017, pp. 1–12.



## Several new techniques of graph neural networks

Principal Neighborhood Aggregation<sup>[15]</sup>



Diagram for the Principal Neighbourhood Aggregation(PNA)





Examples where, for a single GNN layer and continuous input feature spaces, some aggregators fail to differentiate between neighborhood messages.

[15] G. Corso, L. Cavalleri, D. Beaini, P. Li `o, and P. Veličkovi'c, "Principal neighbourhood aggregation for graph nets," in *Advances in Neural Information Processing Systems*, vol. 33. Curran Associates, Inc., 2020, pp. 13 260–13 271.



### Several new techniques of graph neural networks

Skip Connection via Concatenation<sup>[16]</sup>





**Concatenation Operation** 



[16] G. Huang, Z. Liu, L. van der Maaten, and K. Q. Weinberger, "Densely connected convolutional networks," in *Proceedings of* the IEEE Conference on Computer Vision and Pattern Recognition (CVPR), July 2017.

## Proposed graph convolution neural framework for chiplet thermal analysis

Proposed graph convolution network architecture



Formula for the proposed GCN architecture

Input Layer: 
$$\begin{split} \mathbf{h}_{v}^{0} &= \mathbf{x}_{v,u} \\ \text{Ath hidden} \\ \text{Layers:} \\ \mathbf{h}_{v}^{l+1} &= \text{ReLU}(\mathbf{b}^{l} + \mathbf{W}^{l}(\mathbf{x}_{v2}||\mathbf{h}_{v}^{l}|) \begin{bmatrix} I \\ S(D, \alpha = 1) \\ S(D, \alpha = -1) \end{bmatrix} \otimes \begin{bmatrix} \mu \\ \sigma \\ max \\ min \end{bmatrix} \alpha_{v,u} \mathbf{h}_{u}^{l} ) \\ \mathbf{h}_{v,u}^{l+1} &= \text{ReLU}(\mathbf{b}^{l} + \mathbf{W}^{l}(\mathbf{x}_{v2}||\mathbf{h}_{v}^{l}||\mathbf{h}_{u}^{l}||\mathbf{h}_{v,u}^{l}) ) \\ \mathbf{h}_{v,u}^{l+1} &= \text{ReLU}(\mathbf{b}^{l} + \mathbf{W}^{l}(\mathbf{x}_{v2}||\mathbf{h}_{v}^{l}||\mathbf{h}_{u}^{l}||\mathbf{h}_{v,u}^{l}) \\ \mathbf{h}_{v,u}^{l+1} &= \text{ReLU}(\mathbf{b}^{l} + \mathbf{W}^{l}(\mathbf{x}_{v2}||\mathbf{h}_{v}^{l}||\mathbf{h}_{v}^{l}||\mathbf{h}_{v,u}^{l}) \\ \mathbf{h}_{v,u}^{l+1} &= \text{ReLU}(\mathbf{b}^{l} + \mathbf{W}^{l}(\mathbf{x}_{v2}||\mathbf{h}_{v}^{l}||\mathbf{h}_{v}^{l}||\mathbf{h}_{v,u}^{l}|\mathbf{h}_{v,u}^{l}) \\ \mathbf{h}_{v,u}^{l+1} &= \text{ReLU}(\mathbf{b}^{l} + \mathbf{W}^{l}(\mathbf{x}_{v2}||\mathbf{h}_{v}^{l}||\mathbf{h}_{v,u}^{l}|\mathbf{h}_{v,u}^{l}) \\ \mathbf{h}_{v,u}^{l+1} &= \text{ReLU}(\mathbf{b}^{l} + \mathbf{W}^{l}(\mathbf{x}_{v2}||\mathbf{h}_{v}^{l}||\mathbf{h}_{v,u}^{l}||\mathbf{h}_{v,u}^{l}|\mathbf{h}_{v,u}^{l}) \\ \mathbf{h}_{v,u}^{l+1} &= \text{ReLU}(\mathbf{b}^{l} + \mathbf{W}^{l}(\mathbf{x}_{v2}||\mathbf{h}_{v}^{l}||\mathbf{h}_{v,u}^{l}|\mathbf{h}_{v,u}^{l}|\mathbf{h}_{v,u}^{l}| \\ \mathbf{h}_{v,u}^{l} \\ \mathbf{h}_{v,$$

## Proposed graph convolution neural framework for chiplet thermal analysis

An example to demonstrate the operation of one proposed GCN layer



One node with four neighborhood nodes



Node feature aggregation and edge features update for the example

Highlight Features:

- Use global information (total power) as input.
- Apply the skip connection in graph convolution network
- Integrate PNA network into the model
- Use edge based attention network to represent the connection effect



### Data format to be generated for proposed GCN method

#### **Inputs and Outputs**

Inputs(Features)

**Undirected Graph** 

Node features

(NodelD, Power, totalPower)

Edge features

(EdgeID, Thermal resistance)

**Outputs(Label)** 

Node Label

(NodeID, Temperature)



Heat Sink Heat Spreader Chiplets



64×64×3

Nodes: 12288 Edges: 65807



## Proposed algorithm to generate chiplet layout randomly

#### **Data Generation**

Chiplet Layout



Top level node area: 6x6=36 Bottom level node area: (X-3)x(Y-3) Power: [1,3,5,7,9]W



#### Examples





#### Dataset

Total samples: 400(Layout)x20(Power)=8000

Training set: 6800(85%) Test set: 1200(15%)



## **Experimental Results**

GCN without PNA

GCN without PNA 

Graph Convolution Network.

Heat

Heat

Sink

- **Skip Connection**
- Graph Attention Network

 Accuracy Relative Err = 0.91%(Test) Mean RMSE= 0.35 K Maximum Absolute Err = 2.54 K







## Generalization on unseen chips with same size

Increase the number of Chiplets from 4 to 6





Temperature prediction vs ground truth



#### **GCN+PNA**

Table: Accuracy Comparison on 1200 unseen design with six chiplets

| TIM3 |       | Core3 |          | TIME | TIM13  |       |      |                      |
|------|-------|-------|----------|------|--------|-------|------|----------------------|
|      | 1.00  |       |          |      | Count  |       |      | 330.46               |
|      |       |       |          |      | Contro |       |      | 330. <mark>17</mark> |
|      | Core2 |       |          |      |        |       |      | 329.88               |
|      |       | TIM7  |          |      |        |       |      | 329. <mark>59</mark> |
|      |       | TIMS  | TIMO     |      | TIM10  | TIM11 |      | 329. <mark>30</mark> |
|      | TIM4  | ٢.    |          |      |        |       |      | 329. <mark>01</mark> |
|      |       |       |          |      |        |       |      | 328.72               |
| TIM1 | Core1 | ١.    |          |      |        |       |      | 328. <mark>53</mark> |
|      | 1.0   |       |          |      |        |       |      |                      |
|      |       | 1.0   | Core4    |      |        | Core5 |      |                      |
|      | TM2   |       |          |      |        |       |      |                      |
|      |       |       |          |      |        |       |      |                      |
|      |       |       | <b>1</b> |      |        |       | - I. |                      |

HotSpot



GCN

| Metrics    | GCN+PNA       | GCN           |
|------------|---------------|---------------|
| Max RMSE   | <b>0.54</b> K | 0.55 K        |
| Min RMSE   | 0.13 K        | <b>0.12</b> K |
| Mean RMSE  | <b>0.27</b> K | 0.29 K        |
| Max AE     | 1.73 K        | 1.88 K        |
| Mean RMSPE | 0.70%         | 0.75%         |



## **Generalization on unseen** chips with same size

Change the size of 4 chiplets



Temperature prediction vs ground truth



HotSpot



**GCN+PNA** 

Table: Accuracy Comparison on 1200 unseen design with different sizes of chiplets

| Metrics    | GCN+PNA       | GCN           |
|------------|---------------|---------------|
| Max RMSE   | <b>0.66</b> K | 0.73 K        |
| Min RMSE   | 0.10 K        | <b>0.09</b> K |
| Mean RMSE  | 0.35 K        | 0.38 K        |
| Max AE     | <b>3.44</b> K | 4.53 K        |
| Mean RMSPE | 0.91%         | 0.99%         |



HotSpot



GCN

**18 UC RIVERSIDE** 



Chip Width (mm) Number of Nodes



HotSpot

**GCN+PNA** 





The large unseen chip is the double size of the original one.



Predictions vs Truths



PNA can improve the accuracy of GCN on large unseen chip

352.9

352.9

360.6

360.6



Table: Accuracy Comparison on unseen designs with different size of chip

| Chip Size          | Max<br>RMSE (K) |      | Min Mean<br>RMSE (K) RMSE (K) |      | Max<br>AE (K) |      | Mean<br>RMSPE (%) |      | Inference Speed (s) |      |                          |                         |         |
|--------------------|-----------------|------|-------------------------------|------|---------------|------|-------------------|------|---------------------|------|--------------------------|-------------------------|---------|
| (mm <sup>-</sup> ) | GCN<br>+PNA     | GCN  | GCN<br>+PNA                   | GCN  | GCN<br>+PNA   | GCN  | GCN<br>+PNA       | GCN  | GCN<br>+PNA         | GCN  | GCN<br>+PNA              | GCN                     | HotSpot |
| 12×12              | 0.80            | 0.93 | 0.09                          | 0.09 | 0.31          | 0.35 | 2.07              | 2.54 | 0.80                | 0.91 | 0.1322<br>(2.6×)         | <b>0.0719</b><br>(4.8×) | 0.3486  |
| 15×15              | 1.16            | 1.18 | 0.10                          | 0.10 | 0.42          | 0.44 | 2.73              | 4.70 | 1.10                | 1.14 | 0.2070<br>(2.7×)         | <b>0.1104</b><br>(5.1×) | 0.5583  |
| 18×18              | 1.37            | 1.47 | 0.16                          | 0.25 | 0.56          | 0.69 | 3.13              | 4.49 | 1.45                | 1.79 | 0.2984<br>(2.9×)         | <b>0.1612</b> (5.4×)    | 0.8681  |
| 21×21              | 1.52            | 1.78 | 0.21                          | 1.10 | 0.67          | 1.29 | 3.39              | 7.37 | 1.74                | 3.35 | 0.4058<br>(2.9×)         | <b>0.2172</b> (5.4×)    | 1.1679  |
| 24×24              | 1.29            | 1.4  | 0.12                          | 0.71 | 0.59          | 0.93 | 3.97              | 6.88 | 1.53                | 2.41 | $0.5285 \\ (2.8 \times)$ | <b>0.2821</b><br>(5.3×) | 1.4850  |

Speed Comparison (in a Linux server with Xeon E5 2.2 GHz CPU and NVIDIA Titan RTX GPU with 24GB memory )

- GCN model can achieve 4.8× speedup over HotSpot based on SuperLU.
- GCN+PNA model can achieve 2.6x speedup over HotSpot based on SuperLU.



### **Summary and conclusion**

- In this work,
  - We proposed a novel GCN architecture to estimate the thermal map of 2.5D chiplet-based systems with the thermal resistance networks, which were built in opensource HotSpot based on the CTM
  - The proposed GCN framework was based on the key ideas of GraphSAGE, GAT, PNA, and skip connection.
- The experimental results showed that the proposed GCN model can achieve an average RMSE of 0.31 K and 2.6× speedup over the fast steady-state solver of HotSpot based on SuperLU.
- Furthermore, the trained GCN model can predict two sets of unseen designs, including different numbers and sizes of chiplets with almost the same average RMSE of 0.35 K, which validates the transferable capability of the proposed method.
  - In addition, the trained GCN with PNA can also be capable of estimating the thermal maps of the large unseen chip designs containing different chip sizes with the maximum mean RMSE of 0.67 K, a task difficult for CNN and other image-based deep neural network
- Compared with other ML-based methods, the GCN model can be transferable to predict unseen chiplet-based designs even though it does not use the tile-based decomposition technique.



## THANKS

