

Automated Equivalence Checking Method for Majority based In-Memory Computing on ReRAM Crossbars

Arighna Deb¹, Kamalika Datta², <u>Muhammad</u> <u>Hassan^{2,4}, Saeideh Shirinzadeh^{2,3},</u> Rolf Drechsler^{2,4}

¹KIIT University, Bhubaneswar, India ²DFKI GmbH, Bremen, Germany ³Fraunhofer ISI, Karlsruhe, Germany ⁴University of Bremen, Bremen, Germany

muhammad.hassan@dfki.de

Universität Bremen







Outline

- ReRAM device
- Motivation
- Proposed verification flow
- Results
- Conclusion





Memory Wall Problem



Processor-memory speed gap

Major performance bottleneck





Possible Solution

• Reduce the data transfer

Computing within memory (In-Memory Computing)





ReRAM

- Resistive Random Access Memory
- Low resistance state logic 1
- High resistance state logic 0





p	q	r	r _n	p	q	r	rn
0	0	0	0	0	0	1	1
0	1	0	0	0	1	1	0
1	0	0	1	1	0	1	1
1	1	0	0	1	1	1	1

 $f(p,q,r) = p\overline{q} + pr + \overline{q}r$





ReRAM Crossbar







Logic Synthesis







Example

• Majority function f(a, b, c) = ab + bc + ac



Majority Inverter Graph (MIG)

ReRAM Crossbar





Micro-operation File Format

Input-output of crossbar

Step	ReRAM	р	q	r	r+
1	0x0 0x1 0x2	a b c	0 0 0	? ? ?	a b c
2	1x0 1x1 1x2	0 0 0	1 1 1	? ? ?	0 0 0
3	1x0	1	b	0	\overline{b}
4	1x2	С	0	0	С
5	1x2	а	\overline{b}	С	m1
6	1x1	b	0	0	b
7	1x1	а	С	b	m2
8	1x1	С	m1 r	m2	m3

Resulting representation

.input a b c
.output carry sum
0 0 ¥a 1 ¥b 2 ¥c
1 True 0 False 1 False 2 False
1 0x1 0 True
1 False 2 0x2
1 1x0 2 0x0
1 False 1 0x1
1 0x2 1 0x0
1 1x2 1 0x2
¥sum 1x1
¥carry 1x2





Research Question



Synthesized netlist





Possible Approach

- Manual inspection
 - impossible for large and complex circuits
- Simulation-based
 - limited for a subset of input combinations
- Equivalence checking (necessary)
 - Can handle complex in-memory designs





Equivalence Check













ReSG

- ReRAM sequence graph
- Directed acyclic graph
- Four types of nodes







Example

0 0 ¥a 1 ¥b 2 ¥c 1 True 0 False 1 False 2 F 1 0x1 0 True 1 False 2 0x2 1 1x0 2 0x0 1 False 1 0x1 1 0x2 1 0x0 1 1x2 1 0x2 ¥sum 1x1 ¥carry 1x2







Miter xor gates SumG а MIG 1 b CarryG 1 С or gate 1 sat (non-equivalent) 0 // SumR unsat (equivalent) nt) ReSG CarryR 0 error miter





Results

- ISCAS-85 and IWLS benchmarks
- MIG representations
 - Generation of SAT clauses
 - CNF: $f(a, b, c) = \overline{(\overline{a} + \overline{b})(\overline{a} + \overline{c})(\overline{b} + \overline{c})}$
- Micro-operations file format
 - ReSG formulation
 - SAT clause generation
 - CNF: $f(p,q,r) = \overline{(\bar{p}+q)(\bar{p}+\bar{r})(q+\bar{r})}$





IWLS







ISCAS-85







SAT Solver Time







SAT Solver Time







Non-equivalence







Conclusion

- Automatic verification flow
- Equivalence checking between MIG and micro-operations file format
- ReRAM sequence graph
- Future work
 - Equivalence checking for MAGIC based design



Automated Equivalence Checking Method for Majority based In-Memory Computing on ReRAM Crossbars

Arighna Deb¹, Kamalika Datta², Muhammad Hassan^{2,4}, Saeideh Shirinzadeh^{2,3}, Rolf Drechsler^{2,4}

¹KIIT University, Bhubaneswar, India ²DFKI GmbH, Bremen, Germany ³Fraunhofer ISI, Karlsruhe, Germany ⁴University of Bremen, Bremen, Germany

muhammad.hassan@dfki.de

Universität Bremen

