

# Automated Equivalence Checking Method for Majority based In-Memory Computing on ReRAM Crossbars

Arighna Deb<sup>1</sup>, Kamalika Datta<sup>2</sup>, Muhammad Hassan<sup>2,4</sup>, Saeideh Shirinzadeh<sup>2,3</sup>,  
Rolf Drechsler<sup>2,4</sup>

<sup>1</sup>KIIT University, Bhubaneswar, India

<sup>2</sup>DFKI GmbH, Bremen, Germany

<sup>3</sup>Fraunhofer ISI, Karlsruhe, Germany


<sup>4</sup>University of Bremen, Bremen, Germany

[muhammad.hassan@dfki.de](mailto:muhammad.hassan@dfki.de)

# Outline

- ReRAM device
- Motivation
- Proposed verification flow
- Results
- Conclusion

# Memory Wall Problem



Processor-memory speed gap

Major performance bottleneck



# Possible Solution

- Reduce the data transfer

Computing within  
memory  
(In-Memory  
Computing)

# ReRAM


- Resistive Random Access Memory
- Low resistance state – logic 1
- High resistance state – logic 0




p	q	r	r <sub>n</sub>	p	q	r	r <sub>n</sub>
0	0	0	0	0	0	1	1
0	1	0	0	0	1	1	0
1	0	0	1	1	0	1	1
1	1	0	0	1	1	1	1

$$f(p, q, r) = p\bar{q} + pr + \bar{q}r$$

# ReRAM Crossbar




# Logic Synthesis




# Example

- Majority function  $f(a, b, c) = ab + bc + ac$



Mapping  

Majority Inverter Graph (MIG)

ReRAM Crossbar



# Micro-operation File Format


Input-output of crossbar

Step	ReRAM	p	q	r	r <sup>+</sup>
1	0x0	a	0	?	a
	0x1	b	0	?	b
	0x2	c	0	?	c
2	1x0	0	1	?	0
	1x1	0	1	?	0
	1x2	0	1	?	0
3	1x0	1	b	0	$\bar{b}$
4	1x2	c	0	0	c
5	1x2	a	$\bar{b}$	c	m1
6	1x1	b	0	0	b
7	1x1	a	c	b	m2
8	1x1	c	m1	m2	m3

Resulting representation

```
.input a b c
.output carry sum
0 0 ¥a 1 ¥b 2 ¥c
1 True 0 False 1 False 2 False
1 0x1 0 True
1 False 2 0x2
1 1x0 2 0x0
1 False 1 0x1
1 0x2 1 0x0
1 1x2 1 0x2
¥sum 1x1
¥carry 1x2
```

# Research Question



Original function

Functionally  
Equivalent?




```
.input a b c
.output carry sum
0 0 ¥a 1 ¥b 2 ¥c
1 True 0 False 1 False 2 False
1 0x1 0 True
1 False 2 0x2
1 1x0 2 0x0
1 False 1 0x1
1 0x2 1 0x0
1 1x2 1 0x2
¥sum 1x1
¥carry 1x2
```

Synthesized netlist


# Possible Approach

- Manual inspection
  - impossible for large and complex circuits
- Simulation-based
  - limited for a subset of input combinations
- **Equivalence checking** (necessary)
  - Can handle complex in-memory designs

# Equivalence Check



# Proposed Approach



# ReSG

- ReRAM sequence graph
- Directed acyclic graph
- Four types of nodes

0x0

Primary  
input

True


False

Constant input

Primary  
output


1x1

Functional  
node




# Example

$\forall a \ 0 \ 0 \ \forall b \ 1 \ \forall c \ 2$   
 $1 \ \text{True} \ 0 \ \text{False} \ 1 \ \text{False} \ 2 \ \text{False}$   
 $1 \ 0x1 \ 0 \ \text{True}$   
 $1 \ \text{False} \ 2 \ 0x2$   
 $1 \ 1x0 \ 2 \ 0x0$   
 $1 \ \text{False} \ 1 \ 0x1$   
 $1 \ 0x2 \ 1 \ 0x0$   
 $1 \ 1x2 \ 1 \ 0x2$   
 $\forall \text{sum} \ 1x1$   
 $\forall \text{carry} \ 1x2$



# Miter







# Results

- ISCAS-85 and IWLS benchmarks
- MIG representations
  - Generation of SAT clauses
  - CNF:  $f(a, b, c) = \overline{(\bar{a} + \bar{b})(\bar{a} + \bar{c})(\bar{b} + \bar{c})}$
- Micro-operations file format
  - ReSG formulation
  - SAT clause generation
  - CNF:  $f(p, q, r) = \overline{(\bar{p} + q)(\bar{p} + \bar{r})(q + \bar{r})}$


# IWLS




# ISCAS-85




# SAT Solver Time



# SAT Solver Time



# Non-equivalence



# Conclusion

- Automatic verification flow
- Equivalence checking between MIG and micro-operations file format
- ReRAM sequence graph
- Future work
  - Equivalence checking for MAGIC based design

# Automated Equivalence Checking Method for Majority based In-Memory Computing on ReRAM Crossbars

Arighna Deb<sup>1</sup>, Kamalika Datta<sup>2</sup>, Muhammad  
Hassan<sup>2,4</sup>, Saeideh Shirinzadeh<sup>2,3</sup>,  
Rolf Drechsler<sup>2,4</sup>

<sup>1</sup>KIIT University, Bhubaneswar, India

<sup>2</sup>DFKI GmbH, Bremen, Germany

<sup>3</sup>Fraunhofer ISI, Karlsruhe, Germany

<sup>4</sup>University of Bremen, Bremen, Germany

[muhammad.hassan@dfki.de](mailto:muhammad.hassan@dfki.de)