

Iris: Automatic Generation of Efficient Data Layouts for High Bandwidth Utilization

Stephanie Soldavini, Donatella Sciuto, Christian Pilato

Dipartimento di Elettronica, Informazione e Bioingegneria

stephanie.soldavini@polimi.it

ASPDAC'23 – January 17, 2023

Motivation

- Optimizing data movements is one of the biggest challenges in heterogeneous computing to cope with modern big data applications
- High-level synthesis (HLS) tools are increasingly efficient at optimizing computation, but data transfers have not been adequately improved
- Novel architectures such as high-bandwidth memory (HBM) have been developed to be able to transfer more data in parallel
 - DDR5 has 2 channels of 32 bits/channel
 - HBM can have e.g. 32 channels of 256 bits/channel
- However, designers must follow strict coding-style rules to exploit this extra bandwidth

- We designed a method ("Iris") for efficiently transferring arbitrarily sized data from global memory to an accelerator
- Individual arrays of data are packed into global memory as one unified block, to make one large transfer instead of many small transfers
- Inspired by processor scheduling, where the data arrays are treated as preemptible tasks and the goal is to optimize such that the data arrives to their relevant processing units as soon as possible

Array	Width	Depth	Due Date
А	2	5	2
В	3	5	6
С	4	3	3
D	5	4	6
E	6	2	3

Array	Width	Depth	Due Date ▼
Α	2	5	2
С	4	3	3
E	6	2	3
В	3	5	6
D	5	4	6

Array	Width	Depth	Due Date ▼
Α	2	5	2
С	4	3	3
Е	6	2	3
В	3	5	6
D	5	4	6






Fig. 1: Naive layout

Array	Width	Depth	Due Date ▼
Α	2	5	2
С	4	3	3
Е	6	2	3
В	3	5	6
D	5	4	6



Array	Width	Depth	Due Date ▼
Α	2	5	2
С	4	3	3
E	6	2	3
В	3	5	6
D	5	4	6




8

Array	Width	Depth	Due Date ▼
Α	2	5	2
С	4	3	3
Е	6	2	3
В	3	5	6
D	5	4	6

Table 1: Decode logic HLS estimates

Strategy	Latency	FF	LUT
Naively packed	43	54	452
Iris layout	11	29	194
% Reduction	74%	46%	57%



- Given:
 - Bus width (*m*)
 - A set of accelerator arrays, each with:
 - Bitwidth (W_j) and Depth (D_j)
 - Desired due date (d_j)

- Given:
 - Bus width (*m*)
 - A set of accelerator arrays, each with:
 - Bitwidth (W_j) and Depth (D_j)
 - Desired due date (d_j)
- Want a memory layout where:
 - Data are packed most densely
 - Arrays arrive as close to their due dates as possible when transferred from memory to accelerator

Memory Layout Problem

Scheduling Problem

- Given:
 - Bus width (*m*)
 - A set of accelerator arrays, each with:
 - Bitwidth (W_j) and Depth (D_j)
 - Desired due date (d_j)
- Want a memory layout where:
 - Data are packed most densely
 - Arrays arrive as close to their due dates as possible when transferred from memory to accelerator

- Given:
 - Bus width (*m*)
 - A set of accelerator arrays, each with:
 - Bitwidth (W_j) and Depth (D_j)
 - Desired due date (d_j)
- Want a memory layout where:
 - Data are packed **most densely**
 - Arrays arrive as close to their due dates as possible when transferred from memory to accelerator

- Scheduling Problem
- Given:
 - *m* identical processors
 - A set of preemptible tasks, each with:
 - Processing time $(W_j \times D_j)$
 - Desired due date (d_j)

- Given:
 - Bus width (*m*)
 - A set of accelerator arrays, each with:
 - Bitwidth (W_j) and Depth (D_j)
 - Desired due date (d_j)
- Want a memory layout where:
 - Data are packed **most densely**
 - Arrays arrive as close to their due dates as possible when transferred from memory to accelerator

- Scheduling Problem
- Given:
 - *m* identical processors
 - A set of preemptible tasks, each with:
 - Processing time $(W_j \times D_j)$
 - Desired due date (d_j)
- Want a schedule where:
 - Processors are **maximally used**
 - Tasks complete as close to their due dates as possible

Given *m* identical processors, we want to schedule preemptible tasks with release time r_j across several processors to minimize the total schedule length (C_{max}) [1]

Given *m* identical processors, we want to schedule preemptible tasks with release time r_j across several processors to minimize the total schedule length (C_{max}) [1]

 The release time r_j is time step when a task j is ready to begin execution


Given *m* identical processors, we want to schedule preemptible tasks with release time r_j across several processors to minimize the total schedule length (C_{max}) [1]

- The release time r_j is time step when a task j is ready to begin execution
- To convert between the two problems, each due date d_j is converted to a release time r_j by subtracting it from the maximum (latest) due date: $r_j = d_{max} - d_j$

Given *m* identical processors, we want to schedule preemptible tasks with release time r_j across several processors to minimize the total schedule length (C_{max}) [1]


- The release time r_j is time step when a task j is ready to begin execution
- To convert between the two problems, each due date d_j is converted to a release time r_j by subtracting it from the maximum (latest) due date: $r_j = d_{max} - d_j$
- The solution to the isomorphic problem is read backwards to obtain the solution to the original memory layout problem


Isomorphic Problem: Transformation





Sample schedule showing conversion between due dates and release times


Array	Width	Depth	Due Date	Release Time
D	5	4	6	0
В	3	5	6	0
Е	6	2	3	3
С	4	3	3	3
Α	2	5	2	4














(Building Backwards)




Schedule (Building Backwards)



(Building Backwards)





Finished Schedule / Memory Layout

Matrix Multiply

Accelerator	Array	Width	Depth	Due Date (<i>d</i>)
Matrix Multiplication	A	64	625	157
Matrix Multiplication	В	64	625	157

Matrix Multiply

Accelerator	Array	Width	Depth	Due Date (<i>d</i>)
Matrix Multiplication	A	64	625	157
Matrix Multiplication	В	64	625	157

Layout metrics with buswidth of 256 and varied Array Width (*W*) (Matrix Multiply)

		(W_A, W_B)						
		(64,	64)	(33,	(33, 31)		(30, 19)	
		Naive	Iris	Naive	Iris	Naive	Iris	
Efficien	ıcy	99.5%	99.8%	92.5%	98.9%	93.5%	97.3%	
C_{max}	5	314	313	236	225	206	201	
L _{max}		157	156	79	68	49	44	
FIFO	Α	468	312	535	467	546	502	
Depth	В	468	312	546	478	576	532	

 Unconventional bitwidths are used to save time and area in applications such as neural networks

Matrix Multiply

Accelerator	Array	Width	Depth	Due Date (<i>d</i>)
Matrix Multiplication	A	64	625	157
Matrix Multiplication	В	64	625	157

Layout metrics with buswidth of 256 and varied Array Width (W) (Matrix Multiply)

		(W_A, W_B)						
		(64, 64)		(33, 31)		(30, 19)		
		Naive	Iris	Naive	Iris	Naive	Iris	
Efficiency		99.5%	99.8%	92.5%	98.9%	93.5%	97.3%	
C_{max}		314	313	236	225	206	201	
L_{max}		157	156	79	68	49	44	
FIFO	A	468	312	535	467	546	502	
Depth	В	468	312	546	478	576	532	

- Unconventional bitwidths are used to save time and area in applications such as neural networks
- Iris uses the bandwidth 6.4% more efficiently, which is significant over millions of executions

Inverse Helmholtz

6			
64	4 133	1 333	•
64	4 121	. 31	
64	4 133	1 363	•
	6	64 121	64 121 31

The Inverse Helmholtz is a computational fluid dynamics operator, with three input arrays

Inverse Helmholtz

Accelerator	Array	Width	Depth	Due Date (<i>d</i>)
	u	64	1331	333
Inv. Helmholtz	S	64	121	31
	D	64	1331	363

Layout metrics with buswidth of 256 and varied Due date/Width $(\delta/W)^*$ (Inv. Helmholtz)

		Naively	δ/W					
		Packed	4	3	2	1		
Efficiency		99.8%	99.9%	98.8%	97.9%	51.1%		
C_{max}		697	696	704	711	1361		
L_{max}		364	333	341	348	998		
FIFO	и	998	666	667	665	0		
Depth	S	90	30	30	15	0		
	D	998	636	631	620	0		

- The Inverse Helmholtz is a computational fluid dynamics operator, with three input arrays
- The naive packing strategy requires large FIFO depths to accommodate several data elements in a single cycle

Inverse Helmholtz

Accelerator	Array	Width	Depth	Due Date (<i>d</i>)
	u	64	1331	333
Inv. Helmholtz	S	64	121	31
	D	64	1331	363

Layout metrics with buswidth of 256 and varied Due date/Width $(\delta/W)^*$ (Inv. Helmholtz)

		Naively	δ/W					
		Packed	4	3	2	1		
Efficiency		99.8%	99.9%	98.8%	97.9%	51.1%		
C_{max}		697	696	704	711	1361		
L_{max}		364	333	341	348	998		
FIFO Depth	u	998	666	667	665	0		
	S	90	30	30	15	0		
	D	998	636	631	620	0		

- The Inverse Helmholtz is a computational fluid dynamics operator, with three input arrays
- The naive packing strategy requires large FIFO depths to accommodate several data elements in a single cycle
- Iris reduces the FIFO depths by 1/3 while maintaining similar efficiency, useful for when an application is devicearea-bound

Data Packing and Unpacking

• The protoype tool is able to automatically generate the packing and unpacking functions

Data Packing and Unpacking

- The protoype tool is able to automatically generate the packing and unpacking functions
- Host-side C code for arranging the separate input arrays into the Iris layout as one unified array

```
// 0 : C, B
curr = ((*C++) & C_MASK) << (B_WIDTH + 1);
curr |= ((*B++) & B_MASK) << (1);
*out++ = curr;
// 1 : D, B
curr = ((*D++) & D_MASK) << (B_WIDTH);
curr |= ((*B++) & B_MASK);
*out++ = curr;
```

Data Packing and Unpacking

- The protoype tool is able to automatically generate the packing and unpacking functions
- Host-side C code for arranging the separate input arrays into the Iris layout as one unified array

```
    Accelerator-side HLS C code for
unpacking the array elements and
moving them into streams to be
consumed by the accelerator
```

```
// 0 : C, B
curr = ((*C++) & C_MASK) << (B_WIDTH + 1);
curr |= ((*B++) & B_MASK) << (1);
*out++ = curr;
// 1 : D, B
curr = ((*D++) & D_MASK) << (B_WIDTH);
curr |= ((*B++) & B_MASK);
*out++ = curr;
```

. . .

```
for(unsigned int t = 0; t < 9; t++){
#pragma HLS pipeline II=1
    elem = in_buf[t];
    if (t == 0) {
        dataC << elem.range(7, 4);
        dataB << elem.range(3, 1);
    } else if (t == 1) {</pre>
```

. . .

. . .

Conclusion

- Iris is designed to automatically create an efficient data layout that maximizes the use of the available bandwidth
- Iris was able to achieve:
 - Higher bandwidth efficiency and lower lateness L_{max}
 - Lower FPGA resource utilizations for the data read module, particularly in the case of the data FIFOs
- Iris is an automatic process which relieves the designer of a huge manual effort and supports rapid design space exploration of custom data types



stephanie.soldavini@polimi.it

This work was partially funded by the EU Horizon 2020 Programme under grant agreement No 957269 (EVEREST). <u>http://www.everest-h2020.eu</u>