


Demonstration of Order Statistics Based Flash ADC in a 65nm Process

Mahfuzul Islam, Takehiro Kitamura, Takashi Hisakado, Osami Wada

Department of Electrical Engineering


Graduate School of Engineering, Kyoto University

General flash ADC





Large process variation

- Up-size MOSFETs
- Large parasitic capacitance
- **High power consumption**








Order statistics-based flash ADC



How to estimate **rankings** of offset voltages?

Demonstration

65 nm low-power bulk process



- Successful ADC at 1 GS/s
- Higher performance by distribution tuning
- Semi-automated design
- Visit poster **2E-7**