



# TIUP: Effective Processor Verification with Tautology-Induced Universal Properties

Yufeng Li<sup>1,2</sup>, Yiwei Ci<sup>1,2</sup>, Qiusong Yang<sup>1,2</sup> <sup>1</sup>Institute of Software, Chinese Academy of Sciences, Beijing, China <sup>2</sup>University of Chinese Academy of Sciences, Beijing, China qiusong@iscas.ac.cn

## Background: formal verification is necessary for processor design

Pentium FDIV Bug (1994)
 \* FDIV: floating point division unit



 Certain floating point division operations performed produced incorrect results

 Byte magazine estimated a 1 in 9 billion chance of inaccurate results from floating point divides with random parameters

 Intel spent \$475 million replacing the flawed processors, causing significant damage to its reputation. Background: specific property description is inefficient

#### Problem

\* Design-dependent

- Processor operations and control logic are complex, requiring intricate properties written using advanced SVA features.
- The interaction between combinational and sequential logic requires consideration
- Writing properties is timeconsuming and error-prone

property check\_sub\_instruction;

#### assume:

```
at t: branch_flag = '0';
```

at t: instruction = SUB;

```
at t: pipeline_stage = decode;
```

#### prove:

```
at t+1: pipeline_stage = execute;
at t+1: result = op1 - op2;
at t+2: regfile_wb = result @ t+1;
```

#### endproperty

**Background: universal property** 

- Simplified properties formulation
  - **\* Design-independent**
  - \* Greatly reduced the threshold of formal verification
- Self-consistency property



- \* The execution of an original instruction should yield consistent results with the execution of its duplicate instruction
- Industrial cases: automotive microcontroller cores, stand-alone hardware accelerators for Al

#### **Motivation**

A single universal property is not sufficient for verification \* False positives in verifying single-instruction bugs

// Original instruction sequence	<b>Original</b> sequence
$R4 = R1 + R2 \implies R4 = R1 - R2$	R0 = 0,  R4 = 1,  R5 = 2
$R5 = R4 + R3 \implies R5 = R4 - R3$	
	0: R3 = R5 - R4
// Duplicate instruction sequence	1: BEQ R3, R0 #5
$R20 = R17 + R18  \Rightarrow  R20 = R17 - R18$	//R3 != 0
$R21 = R20 + R19  \Rightarrow  R21 = R20 - R19$	7/Branch not taken
	$2:\mathbf{R}2=\mathbf{R}4+\mathbf{R}5$
BNE R4, <b>R20</b> ERROR_DETECTED	
	//R2 = 3

Duplicate sequence R16 = 0, R20 = 1, R21 = 20: R19 = R21 - R201: BEQ R19, R16 #5//R19 = 0//Error: Branch taken //Ignore QED instruction (2: R18 = R20 + R21)

*||Use Non-QED instruction* 5: lui R18, 0 $// R_{18} = 0$ 

\* The single self-consistency property is too generic, causing state explosion issues easily and shallow BMC unfolding depth.

Idea: expanding a set of universal properties

- CPU = CU + ALU
  - & CU: control unit
  - \* ALU: arithmetic logic unit
  - Self-consistency  $\Leftrightarrow$  Identity law ( $A \equiv A$ )
    - If two instances have the same initial state and transition paths, then the resulting state should also be identical
  - Tautology: a statement that is always true
    - \* Commutative law:  $A + B \equiv B + A, A \times B \equiv B \times A$
    - \* Associative law:  $(A \times B) \times C \equiv A \times (B \times C)$
    - \* **De Morgan law:**  $|(A \& \& B) \equiv (|A)||(|B), |(A||B) \equiv (|A) \& \& (|B)$
    - \* Distributive law:  $(A + B)\%C \equiv (A\%C + B\%C)\%C$
    - \* Implication: (A + B > 0) &  $(B + C < 0) \rightarrow (A + B) \times (B + C) < 0$

## **Construct the set of universal properties**



#### **Synthesize**

Specification: (x+y>0) && (y+z<0)

 $\rightarrow$  (x+y) × (y+z)<0

- Seeds are first-order tautologies that encompass universal properties pertaining to processor's basic functions
- \* Templates are propositional tautologies, e.g.,  $(P \rightarrow Q) \rightarrow (!P||Q)$ , P, Q is true or false
- \* Non-logical connective of a template can be replaced by seeds

Abstract syntax tree of universal properties

 $\models$  (*x* + *y*) > 0&&(*y* + *z*) < 0  $\rightarrow$  (*x* + *y*) × (*y* + *z*) < 0



Structure

- \* Leaf node: constants and variables
- Intermediate node: predicates, functions and connectives

#### **Intermediate representation**

#### $\vDash (x+y) > \mathbf{0} \& \& (y+z) < \mathbf{0} \rightarrow (x+y) \times (y+z) < \mathbf{0}$



#### Control flow

\* If the code in the condition section evaluates to 1 (true), the control should jump to the code in the consequent section (if), and the result of executing the code in the consequent section should also be 1 (true).

\* %result\_reg: the result flag register is initialized to 1

#### Scheduler



#### Assertion

Finish\_Reg → Result\_Reg
 \* No expertise needed
 \* No effort-intensive

#### **Overview**



## **Evaluation**

No	Synopsis	Category	Processor		Universal property-based method		
140.			RIDECORE	BIRISCV	SQED	$S^2QED$	TIUP
a01	No implementation of divide-by-zero exception (Return 0xffffffff)	single	x	<ul> <li>✓</li> </ul>	×	×	✓
a02	No implementation of the division-modulo execution unit	single	✓	×	×	×	✓ /
a03	Register target redirection	multiple	✓	<ul> <li>✓</li> </ul>	✓	√	✓ /
a04	Register source redirection	multiple	✓	<ul> <li>✓</li> </ul>	$\checkmark$	$\checkmark$	✓
a05	Incorrect unsigned operand less-than compare	single	✓	<ul> <li>✓</li> </ul>	×	×	✓ /
a06	GPR0 can be assigned	multiple	✓	<ul> <li>✓</li> </ul>	$\checkmark$	$\checkmark$	✓
a07	Incorrect instruction fetched after dispatch stall	multiple	✓	<ul> <li>✓</li> </ul>	$\checkmark$	$\checkmark$	✓
a08	Incorrect instruction fetched after an LSU stall	multiple	✓	✓	$\checkmark$	$\checkmark$	✓
a09	One of the buggy RS-m entries corrupted the MULH/MULHU instruction	multiple	✓	×	$\checkmark$	$\checkmark$	✓
a10	Erroneous branch addresses	single	✓	<ul> <li>✓</li> </ul>	×	x	✓ /
a11	Erroneous branch directions	single	✓	<ul> <li>✓</li> </ul>	x	x	✓
a12	Error in decoding next instruction's operand	single	✓	<ul> <li>✓</li> </ul>	×	x	✓
a13	Processor incorrectly decodes the next instruction to a NOP instruction	multiple	✓	<ul> <li>✓</li> </ul>	✓	$\checkmark$	✓
a14	The value of the next register read is corrupted to all 0's	multiple	✓	<ul> <li>✓</li> </ul>	✓	$\checkmark$	✓
a15	Erroneous speculative instruction aren't flushed	single	✓	<ul> <li>✓</li> </ul>	x	×	✓
a16	Unsigned multiply operand converts to signed	single	✓	<ul> <li>✓</li> </ul>	×	×	✓
a17	Source operand is misidentified as 0	multiple	✓	<ul> <li>✓</li> </ul>	$\checkmark$	$\checkmark$	x
a18	ALU opcode does not match with the actual circuit	single	✓	✓	x	×	✓
a19	Error in determining whether instructions in decode queue have been popped	multiple	×	<ul> <li>✓</li> </ul>	✓	√	✓ ✓
a20	Logical error in fetch instruction valid signal	multiple	✓	<ul> <li>✓</li> </ul>	✓	√	√
Detect single-instruction anomalies					×	x	√
Detect multiple-instruction anomalies					√	√	✓
Runtime (with anomalies) [min, max]					[< 60s, > 1.5h]	[< 60s, > 1.5h]	[<90s,<988s]
Runtime (without anomalies)					Timeout	Timeout	< 988s
Counterexample length ([min, max] instructions)					[2, 14]	[2, 7]	[3, > 14]

#### Observation

\* Reduced the state space and accelerated the solving speed

#### **Future Work**

- Redundancy of coverage for universal properties
  - Discovery of coverage gaps through mutation testing and exploration of a minimized set of universal properties capable of achieving complete coverage
- Universal properties regarding system control and I/O access

#### Conclusion

- Proposed a processor formal verification method based on universal properties
  - \* Construction method for a set of design-independent universal properties
- Implemented an automated framework for formal verification based on universal properties
  - Eliminated the tedious process of property formulation, reduced the barrier to entry for formal verification, and improved its efficiency

## **Questions & Answers**

## Thanks !

#### **Presenter: Yufeng Li**