Reinforcing the Connection between Analog Design and EDA

Kishor Kunal, Meghna Madhusudan, Jitesh Poojary, Ramprasath S, Arvind K. Sharma, Ramesh Harjani, Sachin S. Sapatnekar

University of Minnesota



The need for analog design automation

Demand

- The real world is analog, but processing is (largely) digital
- At the very least, need A2D conversion
 - Maybe a lot more in-sensor computing, RF, …

Supply

- Finding designers is hard
- Finding analog designers is harder

College Enrollment : EE vs CS



2022 IEEE VLSI Symposium on Technology and Circuits



SMART CITY

[http://adtellintegration.com]

70% of re-spin issues are AMS in nature: How mixed-signal design can mess up a perfectly good SoC

A world of driverless car



- Procedure-based
 - Generate layouts based on pre-designed templates in a procedural approach
 - Tends to be circuit specific, extensive designer input/setup
 - Examples
 - Switched-capacitor circuit capacitors [Yaghutiel 1988]
 - Voltage reference / opamps [Rijmenants JSSC 1989]
 - SAR ADCs [Wulff JSSC 2017]
 - BAG2: able to traverse multiple hierarchies



- Optimization-based [Cohn, JSSC 1991; Gielen, Proc. IEEE 2000]
 - Formulate the layout problem as constrained optimization program
 - Often stochastic based algorithms
 - Challenging to guarantee "tapeout" quality
- Various research groups active in this area
 - TU Munich (Helmut Graeb)
 - UT Austin/MAGICAL (David Pan)
 - NTU (Mark Lin)
 - KU Leuven (Georges Gielen)
 - IST Sevilla
 - Boğaziçi University (Günhan Dündar)
 - etc.



Fig. 8. CMOS comparator layouts. (a) Automatic layout with no placement or routing optimization. (b) Automatic layout with placement optimization only. (c) Automatic layout with both placement and routing optimization. (d) Manual layout.

Limitations of prior efforts

Link to process?

- Many conventional assumptions, which are unquestioned
- Lack of support from publicly-available measured data



Link to the designer?

- Incorporating designer input critical
- EDA tools try to "automate it all": this will not win over designers
- Need to support
 - Designer input
 - Designer-driven design-space exploration



Motivation: Layout Design



	NonCC	CC
Routing parasitics	\checkmark	×
Layout area	\checkmark	×
Layout time	\checkmark	×
Differential mismatch	× (?)	✓ (?)

CC requires ~20% more area even for an array with only 2 devices

- Designers often resort to CC to reduce distance-dependent variations
- CC (especially in FinFET technologies) has larger routing parasitics and area
- Distance-dependent variation models can convey whether or not CC is needed

Test Chip



- Measured 195,904 devices across 30 dies on a 3mm x 3mm die area in 12nm FinFET
- Modeled distance-dependent variations and their impact on CC and NonCC layouts
- Applied findings to DAC design to reduce area, parasitics, and complexity

Test Chip: Design



- DUT has low random variations with W/L=1150nm/280nm (240-WL_{MIN})
- DUT is measured at 4 currents in strong inversion with $V_{OV} = 200 \text{ mV}$
- Source voltage is not affected by parasitics using OTA with feedback [TSM 2001]

Measurement: Validation

- σ is low for multiple measurements of same DUT
- DUT relationships are highly correlated when measured on different days
- DUT obeys the square-law relationship between I_D and V_{GS}



[Madhusudan, ESSDERC23]

Measurement: ΔV_{TH} Surface

- In (a), high frequency changes convey that random variations are high
 Even though the device size is large (240-WL_{MIN})
- In (b), distance-dependent changes are observed after low pass filtering
 - Spatially correlated regions that are different on each die (not linear)



Measurement: ΔV_{TH} Variations



- At D = 10 μ m, random variations dominate and $\mu \approx 0$ and $\sigma \approx \sigma_{RANDOM}$
- At D = 250 µm, $\mu + \sigma \approx \sigma_{RANDOM} + 15\%$, even though σ_{RANDOM} is low (large device)
- Distance-dependent variations are small compared to random variations

Modeling: Variations on multiple die



• Die 2 • Die 4 • Die 5 • Die 8 • Die 9 • Die10 • Die11 • Die13 • Die14 • Die15 • Die17 • Die18 • Die19

- Variations on 13 out of 30 die
 > 5,000 pairs at each point
- At smaller distances, μ and σ of NonCC and CC are comparable
- CC does not cancel all distancedependent variations

Application: Unary DAC Design



- Design procedure for W/L
 - 1. Use $\sigma^2 (\Delta I/I)_{SPEC} = \sigma^2 (\Delta I/I)_{RANDOM}$
 - 2. From estimated area
 - **3.** From spec and $\sigma^2 (\Delta I/I)_{D-D}$
 - 4. From new $\sigma^2 (\Delta I/I)_{RANDOM}$
 - 5. From no. of bits and WL

Current source sizing: $\sigma^{2}(\Delta I/I)_{SPEC} = \sigma^{2}(\Delta I/I)_{RANDOM} + \sigma^{2}(\Delta I/I)_{D-D}$

- \rightarrow to find approximate layout area
- → Find $\sigma^2 (\Delta I/I)_{D-D}$
- → Find the new $\sigma^2 (\Delta I/I)_{RANDOM}$
- \rightarrow Find the device size (WL)
- \rightarrow Estimate layout area

Application: Unary DAC Design

- NonCC can meet specifications for a lower layout area even in 6-bit
- NonCC cannot meet specifications in a 10-bit DAC
- Distance-dependent component cannot be neglected even for CC in 10-bit DAC

Step	Parameter	6-bit DAC		8-bit DAC		10-bit DAC	
		NonCC	CC	NonCC	CC	NonCC	CC
	$\sigma^2 (\Delta I/I)_{SPEC} (10^{-4})$	8.87		2.22		0.55	
1+2	$\sigma^2 (\Delta I/I)_{D-D} (10^{-4})$	0.4	0	0.6	0.2	0.9	0.3
3	$\sigma^2 (\Delta I/I)_{RANDOM} (10^{-4})$	8.47	8.87	1.62	2.02	-	0.25
4	Device WL (μm^2)	0.162	0.155	0.849	0.680	-	5.50
5	Total layout area (μm^2)	230	306	2958	3418	-	80800

When is CC Layout (Un)necessary?



CC is not beneficial when layout size $\ll R_L$

When is CC Layout (Un)necessary?

• LDEs affect the mean value: CC does not match LDEs



When is CC Layout (Un)necessary?

Impact of parasitics





Optimal Layouts May Differ from Block to Block





Limitations of prior efforts

Link to process?

- Many conventional assumptions, which are unquestioned
- Lack of support from publicly-available measured data



Link to the designer?

- Incorporating designer input critical
- EDA tools try to "automate it all": this will not win over designers
- Need to support
 - Designer input
 - Designer-driven design-space exploration



Building real systems with ALIGN

MIMO receiver published ISSCC21





Hierarchical Layout Generation: Spectral filter



Create additional hierarchies to reduce layout generation time

Hierarchical Layout Generation: Spatial filter



ALIGN Flow with Multiple Entry Points (EPs)



User Constraints

Placement



User Constraints

Routing

Symmetric Net

```
"const_name": "SymmNet",
"net1": {"name": "IN_M" },
"net2": {"name": "IN_P" },
```

```
IN_M IN_P
```

Net-specific Metal Width & Spacing

```
"nets": [
{"name": "net1", "widths": {"M1":1.0, "M2":1.0. },
"directions": {"M4":"O"},
"preferred_layers":["M4", "M5"],
"spaces": {"M4":0.2}]
```

Black Box Methodology

Multiple Floorplans

Manual (AR = 3:2) AR = Aspect Ratio

Floorplan 2 (AR = 2.6:1)

Floorplan 4 (AR = 3:2)

Productivity Improvement

Die Photos

Area reduction by 14% (39% without PADS)

Coupling EM Simulation

ALIGN decreased coupling between antenna inputs A₁– A₂

Coupling EM Simulation

ALIGN layout increased coupling between RF and LO ports Tradeoff between coupling on differential lines vs. on antenna inputs typical in manual layout

ALIGN speeds up exploration

Measurement: Spatial Gain & IF Bandwidth

3dB bandwidth: ALIGN numbers better than manual

Measurement: IIP₃ - All Beams

Manual Layout

ALIGN Layout

IIP₃ for all beams: ALIGN numbers similar to manual

Measurement: B_{1dB} All Beams

Manual Layout

B_{1dB} for all beams: ALIGN numbers similar to manual layout

Comparison Table

		Manual Layout [6]	This Work	
Technology		65nm CMOS	65nm CMOS	
Operating Frequency Range (GHz)		1-3	1-2.3*	
Max Spatial Suppressio	n (dB)	27	28.4	
Power (mW)		130 - 242	130 - 175	
Area (mm ²)		2.52	2.15	
In Pond (dPm)	In-Notch IIP ₃	19.3	20.3	
III-Dallu (ubili)	In-Beam OIP ₃	18.1	14.9	
Out-of-Band IIP ₃ (dBm)	In-Notch [$\Delta f/BW = 2$]	21.35	23.87	
	In-Beam [$\Delta f/BW = 4.6$]	14.2	19.3	
In Dond D (dDm)	In-Notch	0.26	0.04	
m-Band B _{1dB} (dBm)	In-Beam	10.67	11.8	

* Frequency can be improved by better clock buffer placement

Summary of the MIMO layout generation effort

- ALIGN generates layout using hierarchy and defined primitives
- ALIGN reduces layout design time by ~20X
- ALIGN layout performance closely matches manual layout
- Design performance can be optimized with layout automation

Conclusion: "A rising tide raises all ships"

- Analog designers are a tough bunch to please!
 - ... but many accept that automation is essential
- Essential to overcome major limitations of prior efforts to give analog EDA a chance

Link to process?

- Many conventional assumptions, which are unquestioned
- Lack of support from publicly-available measured data

Move to a collaborative model

Link to the designer?

- Incorporating designer input critical
- EDA tools try to "automate it all": this will not win over designers
- Need to support
 - Designer input
 - Designer-driven design-space exploration

