

The Survey of 2.5D Integrated Architecture: An EDA Perspective

Shixin Chen¹, Hengyuan Zhang², Zichao Ling², Jianwang Zhai², Bei Yu¹

¹The Chinese University of Hong Kong ²Beijing University of Posts and Telecommunications

Jan. 21, 2025





1 Why 2.5D?

- 2 EDA for 2.5D Architecture Design
- **3** Partition and Interconnection
- 4 EDA for 2.5D IC Physical Design
- **5** Conclusion



LLM and Computation Demand





Fig 1. LLM is widely used and in high demand.

- Huge amount of parameters: GPT-3 has 175 billion parameters.
- Inference computation: Inference requires dozens of high-performance GPUs.
- Training process: Thousands of NVIDIA V100 GPUs are needed for training.
- How can we improve computational capabilities?

Computation Ability of IC

- More advanced tech-nodes: The commercial benefit is decreased after 28 nm.
- More computation resource: Wafer-scale chip is expensive
- More advanced architecture: 3D IC or 2.5D IC



Fig 2.Moore's law and the chip area wall.¹

¹Yang Hu, Xinhan Lin, et al. (2024). "Wafer-Scale Computing: Advancements, Challenges, and Future Perspectives [Feature]". In: *IEEE Circuits and Systems Magazine* 24.1, pp. 52–81. 5/26





Fig 3. 2.5D package



Fig 4. 2.5D and 3D hybrid package

7/26

2.5D vs 3D Package

- Manufacturing Complexity:
 2.5D: interposer for multiple chips;
 3D: advanced techniques like TSVs.
- Thermal Management: 2.5D: heat dissipation on flat layout; 3D: overheating from stacked chips (e.g., multiple DRAM layers).
- Manufacturing Yield: 2.5D: defects in chip don't affect others; 3D: defect in any chip can lead to total package failure.



Fig 5. (a) substrate-based, (b) silicon-based, and (c) RDL-based packages (bump: μ m)



EDA Flow for 2.5D IC



EDA tools are essential for IC design, while the tools for 2.5D are still in development.



Fig 6.The EDA flow of the chiplet-based architecture.

EDA for 2.5D Architecture Design



10/26

The adopted simulator from NoC

Most chiplet simulators are based on simulation frameworks designed for NoC like Booksim², Noxim³, and Sniper⁴.

The following characteristics require more attention:

- Consider accurate latency of chiplet interactions
- Model heterogeneous system with different tech nodes
- Support various communication protocols

²Nan Jiang, Daniel U Becker, et al. (2013). "A detailed and flexible cycle-accurate network-on-chip simulator". In: *Proc. ISPASS*, pp. 86–96.

³Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, et al. (2016). "Cycle-accurate network on chip simulation with noxim". In: 27.1, pp. 1–25.

⁴Trevor E Carlson, Wim Heirman, et al. (2011). "Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation". In: *Proc. SC*, pp. 1–12.

Power Modeling and Simulation





Fig 7. The model of a hybrid power deliver network for 2.5-D chiplet-based multicore systems



Fig 8. The mcpat-based modeling from simulation results

Cost Model

- Chiplet Actuary⁵: presents a quantitative cost model tailored for multi-chip systems
- These models will take into account as many factors as possible, such as materials, area, yield, know-good-die, all stages in manufacturing.



Fig 9. The cost, yield, and chip area trends with different technology nodes.

⁵Yinxiao Feng and Kaisheng Ma (2022). "Chiplet actuary: a quantitative cost model and multi-chiplet architecture exploration". In: *Proc. DAC*, pp. 121–126.

DSE framework

- RapidChiplet⁶: chiplet-based multicore architecture
- NN-Baton⁷: chiplet-based DNN accelerator design space exploration



Fig 10. The NN-Baton chiplet exploration framework

⁶Patrick Iff, Benigna Bruggmann, Maciej Besta, et al. (2023). "RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures". In: *arXiv preprint*.

⁷Zhanhong Tan et al. (2021). "NN-Baton: DNN Workload Orchestration and Chiplet Granularity Exploration for Multichip Accelerators". In: *Proc. ISCA*, pp. 1013–1026.



Partition and Interconnection





Fig 11. Illustration of partitioning and combining in chiplet-based architecture.





• Chipletizer⁸: Employs multi-layer partitioning and simulated annealing to enhance core reuse and reduce costs.



Fig 12. Two-level hierarchical partitioning

⁸Fuping Li, Ying Wang, Yujie Wang, et al. (2024). "Chipletizer: Repartitioning SoCs for Cost-Effective Chiplet Integration". In: *Proc. ASPDAC*, pp. 58–64.



Topology optimization

Kite⁹: Design a router-based network to improve data bandwidth and decrease data deadlock.



Fig 13. The various combination methods for multi-chiplet systems

⁹Srikant Bharadwaj et al. (2020). "Kite: A family of heterogeneous interposer topologies enabled via accurate interconnect modeling". In: *Proc. DAC*. IEEE, pp. 1–6.

Combination and Communication

- Interface protocols:¹⁰: heterogeneous (parallel and serial) interface to enable complex data flow.
- Optical-based interconnection¹¹: decrease latency and improve flexibility.



Fig 14. An eight-chiplet DNN accelerator with the proposed optical interface

¹⁰Tianqi Wang et al. (2022). "Application defined on-chip networks for heterogeneous chiplets: An implementation perspective". In: *Proc. HPCA*, pp. 1198–1210.

¹¹Guanglong Li and Yaoyao Ye (2024). "HPPI: A High-Performance Photonic Interconnect Design for Chiplet-Based DNN Accelerators". In: *IEEE TCAD* 43.3, pp. 812–825.

EDA for 2.5D IC Physical Design



The methods to do floorplan&placemnet

- Heuristic methods¹²
- Mathematical analytic optimization¹³
- Machine learning approaches: RL-based¹⁴

¹²Hong-Wen Chiou, Jia-Hao Jiang, et al. (2023). "Chiplet placement for 2.5 D IC with sequence pair based tree and thermal consideration". In: *Proc. ASPDAC*, pp. 7–12.

¹³Shixin Chen, Shanyi Li, Zhen Zhuang, et al. (2024). "Floorplet: Performance-Aware Floorplan Framework for Chiplet Integration". In: *IEEE TCAD* 43.6, pp. 1638–1649.

¹⁴Yuanyuan Duan, Xingchen Liu, et al. (2024). "RLPlanner: Reinforcement Learning based Floorplanning for Chiplets with Fast Thermal Analysis". In: *arXiv preprint*.

Objective-driven floorplan:

- Performance-aware Floorplan¹⁵
- Thermal-aware Floorplan¹⁶
- Warpage-aware Floorplanning¹⁷



Fig 15. The different placement strategies will influence the thermal dissipation.

¹⁵Shixin Chen, Shanyi Li, Zhen Zhuang, et al. (2024). "Floorplet: Performance-Aware Floorplan Framework for Chiplet Integration". In: *IEEE TCAD* 43.6, pp. 1638–1649. 21/26



RDL Design and Routing





Fig 16. A cross-section view of the interposer layers that consist of five metal layers



Fig 17. Vias can be placed at arbitrary locations with any angle¹⁸

¹⁸Min-Hsuan Chung, Je-Wei Chuang, and Yao-Wen Chang (2023). "Any-angle routing for redistribution layers in 2.5 D IC packages". In: *Proc. DAC*, pp. 1–6.





Fig 19. Thermal resistance circuit for a thermal cell and the thermal resistance network



Fig 20. The thermal field simulation of 3D IC

Conclusion

DAC

Challenges:

- The existing tools are still immature and lack systematic support.
- The academic tools require more customization for 2.5D architecture to improve accuracy and efficiency.
- Emerging technologies and architectures are advancing rapidly, while EDA tools are being left behind.

Opportunities:

- Utilizing machine learning algorithms to optimize the design workflow.
- There is a shortage of point-tools, which provides many startup opportunities and will bring commercial benefits.
- 2.5D architectures will demonstrate even greater potential in high-performance computing with efficient EDA tools.

THANK YOU!