

PC-Opt: Partition and Conquest- based Optimizer using Multi-Agents for Complex Analog Circuits

2025.01.22

Youngchang Choi, Sejin Park, Ho-Jin Lee, Kyongsu Lee, Jae-Yoon Sim, and Seokhyong Kang

CONTACT

Pohang University of Science and Technology

Department of Electrical Engineering

CAD and SoC Design Lab.

Tel. +82-54-279-2883

Web. <http://csdl.postech.ac.kr>



Outline

I. Introduction

II. Proposed Method

III. Experimental Setup and Results



IV. Conclusion

*** Appendix, References.**

I. Introduction

- **Challenges for Analog Circuit Design**



- Traditionally relies on human expertise



As technology of transistors becomes **more advanced**, sizing circuits becomes **more difficult**.

I. Introduction


- **Application of Artificial Intelligence (AI)**
 - Application of AI to sizing AMS circuits
 - Bayesian Optimization (BO) [1]
 - Reinforcement Learning (RL) [2, 3, 4]
 - Previous research typically overlooks **the optimization of complex analog circuits.**



[1] W. Lyu *et al.*, "An efficient bayesian optimization approach for automated optimization of analog circuits", TCAS-I, 2017.
 [2] K. Settalur *et al.*, "Autockt: Deep reinforcement learning of analog circuit designs", DATE, 2020.
 [3] H. Wang *et al.*, "Gcn-rl circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning", DAC, 2020.
 [4] C. Ding *et al.*, "Dnn-opt: An RL inspired optimization for analog circuit sizing using deep neural networks", DAC, 2021.


I. Introduction

- **Optimizing complex analog circuits**
 - Applying MADDPG framework [5] handle this issue.
 - States, actions, and rewards are shared.
 - DDPG requires extensive simulations, **increasing overall optimization time.**



II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - RL-inspired framework
 - Partition and conquer strategy
 - Multi-agent systems
 - Concentrated sampling method





II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - RL-inspired framework
 - *optimizes circuits within a few simulations.*

II. Proposed Method


- Partition-and-conquest-based optimizer (PC-Opt)
 - RL-inspired framework [4, 6, 7]
 - Pseudo samples are generated for critic training.



[4] C. Ding *et al.*, "Dnn-opt: An RL inspired optimization for analog circuit sizing using deep neural networks", DAC, 2021.
 [6] A. Budak *et al.*, "APOSTLE: asynchronously parallel optimization for sizing analog transistors using DNN Learning," ASP-DAC, 2023.
 [7] Y. Choi *et al.*, "MA-opt: Reinforcement Learning-based analog circuit optimization using multi-actors," TCAS-I, 2023.

II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - RL-inspired framework [4, 6, 7]



Critic network

- Mimic of a SPICE simulator
- Loss function ($L(\theta^Q)$)

$$= \frac{1}{N_b(m+1)} \sum_{k=1}^{N_b} \sum_{l=1}^{m+1} \frac{|Q(x_k, \Delta x_k)|^l}{|f(x_k + \Delta x_k)|^l}^2$$

↓

Critic network predictions



↓

Simulation results

[4] C. Ding *et al.*, "Dnn-opt: An RL inspired optimization for analog circuit sizing using deep neural networks", DAC, 2021.
 [6] A. Budak *et al.*, "APOSTLE: asynchronously parallel optimization for sizing analog transistors using DNN Learning," ASP-DAC, 2023.
 [7] Y. Choi *et al.*, "MA-opt: Reinforcement Learning-based analog circuit optimization using multi-actors," TCAS-I, 2023.

II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - RL-inspired framework [4, 6, 7]




[4] C. Ding *et al.*, "Dnn-opt: An RL inspired optimization for analog circuit sizing using deep neural networks", DAC, 2021.
 [6] A. Budak *et al.*, "APOSTLE: asynchronously parallel optimization for sizing analog transistors using DNN Learning," ASP-DAC, 2023.
 [7] Y. Choi *et al.*, "MA-opt: Reinforcement Learning-based analog circuit optimization using multi-actors," TCAS-I, 2023.

II. Proposed Method


- Partition-and-conquest-based optimizer (PC-Opt)

- RL-inspired framework [4, 6, 7]

- Elite solution set stores the best N_{es} designs depending on FoM.
- Help actor training by applying the elite boundary



A: actor **C**: critic **X^{tot}**: design set **Sim**: simulation **X^E**: elite



$$\begin{aligned}
 \text{viol}_k &= \max(0, lb_{rest} - (\mathbf{x}_k + \Delta \mathbf{x}_k)) \\
 &\quad + \max(0, (\mathbf{x}_k + \Delta \mathbf{x}_k) - ub_{rest}) \\
 lb &= \min(\mathbf{X}^E, \text{axis} = 0) \\
 ub &= \max(\mathbf{X}^E, \text{axis} = 0)
 \end{aligned}$$


[4] C. Ding *et al.*, "Dnn-opt: An RL inspired optimization for analog circuit sizing using deep neural networks", DAC, 2021.

[6] A. Budak *et al.*, "APOSTLE: asynchronously parallel optimization for sizing analog transistors using DNN Learning," ASP-DAC, 2023.

[7] Y. Choi *et al.*, "MA-opt: Reinforcement Learning-based analog circuit optimization using multi-actors," TCAS-I, 2023.

II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - RL-inspired framework [4, 6, 7]
 - After prediction, circuit simulation is executed.
 - Predicted designs are stored.




[4] C. Ding *et al.*, "Dnn-opt: An RL inspired optimization for analog circuit sizing using deep neural networks", DAC, 2021.

[6] A. Budak *et al.*, "APOSTLE: asynchronously parallel optimization for sizing analog transistors using DNN Learning," ASP-DAC, 2023.

[7] Y. Choi *et al.*, "MA-opt: Reinforcement Learning-based analog circuit optimization using multi-actors," TCAS-I, 2023.












II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - Partition and conquer strategy
 - Partition complex analog circuits into *evaluable circuits*




II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - Partition and conquer strategy
 - Partition complex analog circuits into *evaluable circuits*




II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - Partition and conquer strategy
 - Partitioned sub-circuits are assigned to each sub-process




II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - Multi-agent systems (critic)
 - For sub-processes, critics predict each circuit's specs.
 - Global critic predicts the main circuit's specs.



II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - Multi-agent systems (actor)
 - Each actor is trained by using *partial differential training*.



II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - Multi-agent systems (actor)
 - Partial differential training (loss function)
 - For the actor training, *the FoM predictions (sub-circuit, main-circuit)* are used.

$$L_a(\theta^{\mu_i}) = \frac{1}{N_b} \sum_{k=1}^{N_b} [\underline{\underline{FoM_i^*(\mathbf{x}_{i,k}, \mu_i(\mathbf{x}_{i,k} | \theta^{\mu_i}))}} + \|\lambda * V_i(\mathbf{x}_{i,k})\|_2 + \underline{\underline{FoM_g^*(\overline{\mathbf{x}}_{opt,i,k}, \Delta\overline{\mathbf{x}}_{opt,i,k})}}]$$

II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - Multi-agent systems (actor)
 - Partial differential training (loss function)
 - Applying the FoM prediction of the main circuit, sub-circuits are trained ***considering the optimizations of the main circuit.***

$$L_a(\theta^{\mu_i}) = \frac{1}{N_b} \sum_{k=1}^{N_b} [\underline{\underline{FoM_i^*(\mathbf{x}_{i,k}, \mu_i(\mathbf{x}_{i,k} | \theta^{\mu_i}))}} + \|\lambda * V_i(\mathbf{x}_{i,k})\|_2 + \underline{\underline{FoM_g^*(\overline{\mathbf{x}}_{opt,i,k}, \Delta\overline{\mathbf{x}}_{opt,i,k})}}]$$

II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - Multi-agent systems (actor)
 - Partial differential training (loss function)
 - Critics (sub-circuit, main circuit) are applied to the FoM predictions.
 - **Global critic is shared** with actor training of sub-processes.


$$FoM_g^*(\mathbf{x}_g, \Delta \mathbf{x}_g) = g_g[\underline{\underline{Q_g}}(\mathbf{x}_g, \Delta \mathbf{x}_g)]$$

$$FoM_i^*(\mathbf{x}_{i,k}, \mu_i(\mathbf{x}_{i,k} | \theta^{\mu_i})) = g_i[\underline{\underline{Q_i}}(\mathbf{x}_{i,k}, \mu_i(\mathbf{x}_{i,k} | \theta^{\mu_i}))]$$

$$g[f(x)] = w_0 \times f_0(x) + \sum_{i=1}^m \min(1, \max(0, w_i \times |\frac{f_i(x) - c_i}{c_i}|))$$


II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - Multi-agent systems (actor)
 - Partial differential training (training data set)
 - Applying the best design of the main circuit, \mathbf{x}_{opt}



II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - Multi-agent systems (actor)
 - Partial differential training (training data set)
 - The training data set is applied to the part of the sub-circuit.




Partially converted design

$$\overline{x_{opt, i, k}} = \text{concat}(x_{opt}[0 : \sum_{k=1}^i d_k], \underline{x_{i, k}}, x_{opt}[\sum_{k=1}^{i+1} d_k : \sum_{k=1}^{N_s} d_k])$$

II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - Multi-agent systems (actor)
 - Partial differential training (training data set)
 - The *partial change* is defined by applying the actor's prediction.




Partial change

$$\underline{\underline{\Delta \overline{X}_{opt, i, k}}} = \text{concat}(\text{zeros}(\sum_{k=1}^i d_k), \Delta \mathbf{x}_{i, k}, \text{zeros}(\sum_{k=1}^{i+1} d_k))$$

II. Proposed Method


- Partition-and-conquest-based optimizer (PC-Opt)
 - Multi-agent systems (actor)
 - Partial differential training (training data set)
 - These are utilized to the FoM prediction of the main circuit.



$$L_a(\theta^{\mu_i}) = \frac{1}{N_b} \sum_{k=1}^{N_b} [FOM_i^*(\mathbf{x}_{i,k}, \mu_i(\mathbf{x}_{i,k} | \theta^{\mu_i})) + \|\lambda * V_i(\mathbf{x}_{i,k})\|_2 + \underline{FOM_g^*(\overline{\mathbf{x}}_{opt,i,k}, \underline{\Delta \overline{\mathbf{x}}}_{opt,i,k})}]$$


II. Proposed Method

- **Partition-and-conquest-based optimizer (PC-Opt)**
 - **Concentrated sampling method**
 - Creating balanced dataset for network training is crucial [8, 9].
 - Devised for efficient critic training.



II. Proposed Method


- Partition-and-conquest-based optimizer (PC-Opt)
 - Concentrated sampling method
 - Using the entire data in the elite boundary
 - Not only the elite data but also non-elite data



$$L_a(\theta^{\mu_i}) = \frac{1}{N_b} \sum_{k=1}^{N_b} [FOM_i^*(\mathbf{x}_{i,k}, \mu_i(\mathbf{x}_{i,k} | \theta^{\mu_i})) + \underbrace{\|\lambda * V_i(\mathbf{x}_{i,k})\|_2}_{\text{compact \& non-biased}} + FOM_g^*(\overline{\mathbf{x}_{opt,i,k}}, \Delta \overline{\mathbf{x}_{opt,i,k}})]$$

II. Proposed Method

- Partition-and-conquest-based optimizer (PC-Opt)
 - Concentrated sampling method
 - Providing a **compact and non-biased dataset** for critic training



III. Experimental Setup and Results

▪ **Experimental setup**


- Intel(R) Xeon(R) Gold 6132 CPUs operation at a clock frequency of 2.60 GHz
- Synopsys HSPICE, Cadence Open Command Environment for Analysis (OCEAN)
- A commercial 28nm technology for the gain-boost amplifiers
- A commercial 180nm technology for the Phase locked loop (PLL)

III. Experimental Setup and Results


- Circuits for experiments

- Schematics

Two types of gain-boost amplifiers



PLL



III. Experimental Setup and Results

■ Circuits for experiments

Types and ranges of design parameters

(a) Gain Boost Amplifier 1

Types of parameters	Unit	Ranges
$W_{11}, \dots, W_{71}, W_{12}, \dots, W_{72},$ and W_{13}, \dots, W_{73}	μm	[0.08, 40]
$L_{11}, \dots, L_{71}, L_{12}, \dots, L_{72},$ and L_{13}, \dots, L_{73}	μm	[0.03, 1]
$N_{11}, \dots, N_{41}, N_{12}, \dots, N_{42},$ and N_{13}, \dots, N_{33}	integer	[1, 10]
$C_{f1}, C_{f2},$ and C_{f3}	fF	[30, 3000]

The notation p_{i_s} represents the parameter p of the i_s^{th} sub-circuit.

(b) Gain Boost Amplifier 2

Types of parameters	Unit	Ranges
$W_{11}, \dots, W_{71}, W_{12}, \dots, W_{72},$ and W_{13}, \dots, W_{53}	μm	[0.08, 40]
$L_{11}, \dots, L_{71}, L_{12}, \dots, L_{72},$ and L_{13}, \dots, L_{53}	μm	[0.03, 1]
$N_{11}, \dots, N_{41}, N_{12}, \dots, N_{42},$ and N_{33}, \dots, N_{33}	integer	[1, 10]
$C_{f1}, C_{f2}, C_{f3},$ and C_{m3}	fF	[30, 3000]
R_3	K Ω	[0.1, 100]

The notation p_{i_s} represents the parameter p of the i_s^{th} sub-circuit.

(c) Phase Locked Loop

Types of parameters	Unit	Ranges
$W_{11}, \dots, W_{41}, W_{12}, \dots, W_{42},$ and W_{13}, \dots, W_{43}	μm	[0.22, 5]
$L_{11}, \dots, L_{41}, L_{12}, \dots, L_{42},$ and L_{13}, \dots, L_{43}	μm	[0.18, 1]
$N_{11}, \dots, N_{41}, N_{12}, \dots, N_{42},$ and N_{13}, \dots, N_{33}	integer	[1, 10]
C_{13} and C_{23}	fF	[30, 3000]
R_3	K Ω	[1, 100]

The notation p_{i_s} represents the parameter p of the i_s^{th} sub-circuit.

Types of specs and targets

(a) Gain Boost Amplifier 1

Types of specs	Targets
Unity gain freq. _s	> 100 MHz
Phase margin _s	> 60°
DC gain _s	> 60 dB
CMRR _s	> 90 dB
PSRR _s	> 90 dB
Unity gain freq. _g	> 100 MHz
Phase margin _g	> 60°
DC gain _g	> 90 dB
CMRR _g	> 120 dB
PSRR _g	> 120 dB
Power _s , Power _g	Minimize

(b) Gain Boost Amplifier 2

Types of specs	Targets
Unity gain freq. _s	> 100 MHz
Phase margin _s	> 60°
DC gain _s	> 60 dB
CMRR _s	> 90 dB
PSRR _s	> 90 dB
Unity gain Freq. _g	> 50 MHz
Phase margin _g	> 60°
DC gain _g	> 120 dB
CMRR _g	> 150 dB
PSRR _g	> 150 dB
Power _s , Power _g	Minimize

The notation s_s and s_g represent the spec s of the sub-circuits and the main circuit, respectively.

(c) Phase Locked Loop

Types of specs	Targets
Minimum freq. ₁	< 100 MHz
Maximum freq. ₁	> 300 MHz
DC gain ₂	> 60 dB
CMRR ₂	> 90 dB
PSRR ₂	> 90 dB
Power ₂	Minimize

Types of specs	Targets
Lock time ₃	Minimize
Current diff. ₃	Minimize
Power ₃	Minimize
Lock time _g	Minimize
Zitter _g	Minimize
Phase diff. _g	Minimize
Power _g	Minimize

The notation s_{i_s} and s_g represent the spec s of the i_s^{th} sub-circuit and the main circuit, respectively.

III. Experimental Setup and Results

▪ Experimental Setup

- BO [10], DDPG [11], MA-Opt [6, 7] were compared to PC-Opt.
- Ablation experiments for the concentrated sampling method was conducted (NC-Opt).

[6] A. Budak et al., "APOSTLE: asynchronously parallel optimization for sizing analog transistors using DNN Learning," ASP-DAC, 2023.

[7] Y. Choi et al., "MA-opt: Reinforcement Learning-based analog circuit optimization using multi-actors," TCAS-I, 2023.

[10] F. Nogueira., "Bayesian Optimization: open source constrained global optimization tool for python," <https://github.com/fmfn/BayesianOptimization>, 2014.

[11] A. Hill *et al.*, "Stable Baseline3," <https://github.com/DLR-RM/stable-baselines3>, 2023.

III. Experimental Setup and Results

▪ Experimental Setup

- Each method was executed five to six times ***to analyze the results statistically.***
- For the gain-boost amplifiers, the execution time of each method ***was restricted based on the time*** when PC-Opt was terminated.
- For the PLL, the number of simulations was set to 100 for all optimization methods.
 - Circuit simulation time was dominant.

III. Experimental Setup and Results

Experimental Results

- For the test circuits, **PC-Opt obtained the best** average FoM, success rate, and minimum target metric.
- The effectiveness of the concentrated sampling method was demonstrated.

(a) Gain Boost Amplifier 1

Algorithm	BO	DDPG	MA-Opt	NC-Opt	PC-Opt
Success rate	0/6	1/6	0/6	3/6	6/6
Min. power (μW)	—	883.0	—	178.5	121.0
Avg. $\log_{10}(\text{FoM})$	-0.683	-0.585	-0.832	-1.717	-3.808
Total runtime (h)	483*	2740*	557*	2.1	2.17

*: The number of simulations conducted within the execution time when PC-Opt was performed 200 times.

(b) Gain Boost Amplifier 2




Algorithm	BO	DDPG	MA-Opt	NC-Opt	PC-Opt
Success rate	3/6	6/6	2/6	2/6	6/6
Min. power (μW)	132.8	131.0	112.0	112.5	93.8
Avg. $\log_{10}(\text{FoM})$	-1.434	-3.492	-1.282	-1.125	-3.914
Total runtime (h)	1200*	2350*	600*	2.25	2.33

*: The number of simulations conducted within the execution time when PC-Opt was performed 200 times.

(c) Phase Locked Loop

Algorithm	BO	DDPG	MA-Opt	NC-Opt	PC-Opt
Success rate	0/5	0/5	0/5	1/5	4/5
Min. FoM	—	—	—	0.67	0.46
Avg. $\log_{10}(\text{FoM})$	1.308	1.564	1.303	1.191	0.697

FoM: $1e6 \times \text{Lock time}_g$ [s] + $1e5 \times \text{Zitter}_g$ [s] + $1e9 \times \text{Phase diff.}_g$ [s] + $1e2 \times \text{Power}_g$ [W]



IV. Conclusion


- We proposed *PC-Opt.*
 - a partition-and-conquest-based
 - multi-agent actor-critic framework
 - applying the RL-inspired method
- We defined the proper roles of the multi-agent actor-critic framework.
 - Partial differential training
- Concentrated sampling method for generating a balanced dataset

Thank you!


Contact: ycchoi@postech.ac.kr

Appendix A.

- **Reflection of the sub-process for the main circuit optimization**
 - The average and FoM_g are changed at the same time



$$\text{Average: } \frac{1}{N_s} \sum_{i=1}^{N_s} (FoM_i + FoM_g) = \frac{1}{N_s} \sum_{i=1}^{N_s} (g_i[f_i(\mathbf{x})])$$



References

- [1] W. Lyu *et al.*, “An efficient bayesian optimization approach for automated optimization of analog circuits”, TCAS-I, 2017.
- [2] K. Settaluri *et al.*, “Autockt: Deep reinforcement learning of analog circuit designs”, DATE, 2020.
- [3] H. Wang *et al.*, “Gcn-rl circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning”, DAC, 2020.
- [4] C. Ding *et al.*, “Dnn-opt: An RL inspired optimization for analog circuit sizing using deep neural networks”, DAC, 2021.
- [5] Zhang *et al.*, “Automated design of complex analog circuits with multiagent based reinforcement learning,” DAC, 2023.
- [6] A. Budak *et al.*, ”APOSTLE: asynchronously parallel optimization for sizing analog transistors using DNN Learning,” ASP-DAC, 2023.
- [7] Y. Choi *et al.*, ”MA-opt: Reinforcement Learning-based analog circuit optimization using multi-actors,” TCAS-I, 2023.
- [8] J. Laurikkala, “Improving identification of difficult small classes by balancing class distribution,” Proceedings of the 8th Conference on AI in Medicine in Europe: Artificial Intelligence Medicine, pp. 63-66, 2001.
- [9] D. Mease *et al.*, “A multiple resampling method for learning from imbalanced data sets,” Computational Intelligence, vol. 20, pp. 18-36, 2004.
- [10] F. Nogueira., “Bayesian Optimization: open source constrained global optimization tool for python,” <https://github.com/fmfn/BayesianOptimization>, 2014.
- [11] A. Hill *et al.*, “Stable Baseline3,” <https://github.com/DLR-RM/stable-baselines3>, 2023.