

LLSM: LLM-enhanced Logic Synthesis Model with EDA-guided CoT Prompting, Hybrid Embedding and AIG-tailored Acceleration

Shan Huang*, Jinhao Li*, Zhen Yu, Jiancai Ye, Jiaming Xu, Ningyi Xu, Guohao Dai *Equal contribution Shanghai Jiao Tong University Correspondence to: Guohao Dai <daiguohao@sjtu.edu.cn> ASP-DAC 2025

Backgrounds and Motivations

Related Works

Challenges and Techniques

• Overview

- EDA-guided CoT Prompting
- Text-Circuit Hybrid Embedding
- EDA-Tailored Acceleration


Experiment Results

Extension Works

Electronic Design Automation(EDA)


EDA refers to the use of EDA software tools to complete the functional design, synthesis, verification, physical design of VLSI chips.

• Key objective: Optimize the Power, Performance, Area(PPA) of the chip.



Importance of logic synthesis


Logic synthesis is time-consuming (50%) and has high capital cost (55%) in EDA process.



[1] https://eda360insider.wordpress.com/2012/02/27/system-eda-tools-attack-todays-great-bugaboo-for-soc-realization-the-software-development-overhang/

Logic Synthesis

Logic synthesis is iterative in chip design. Predicting synthesis results can reduce iteration overhead.



Backgrounds and Motivations

➢Related Works


Challenges and Techniques

- Overview
- EDA-guided CoT Prompting
- Text-Circuit Hybrid Embedding
- EDA-Tailored Acceleration
- Experiment Results

Extension Works

GNN-based methods for Logic Synthesis

GNN model circuits as graphs and extract graph-level features for predicting PPA, but face the inherent problems




[1] Akansha S. Over-squashing in graph neural networks: A comprehensive survey[J]. arXiv preprint arXiv:2308.15568, 2023.

[2] Rusch T K, Bronstein M M, Mishra S. A survey on oversmoothing in graph neural networks[J]. arXiv preprint arXiv:2303.10993, 2023.

Transformer-based methods for Logic Synthesis

Transformer flats circuit to sequence, but faces scalability problems and cannot be applied to large graphs



[1] Xu, Ceyu, Chris Kjellqvist, and Lisa Wu Wills. "SNS's not a synthesizer: a deep-learning-based synthesis predictor." Proceedings of the 49th Annual International Symposium on Computer Architecture. 2022.

[2] https://www.nvidia.cn/data-center/technologies/blackwell-architecture/


[3] https://www.apple.com.cn/newsroom/2024/05/apple-introduces-m4-chip/

Backgrounds and MotivationsRelated Works

Challenges and Techniques


- Overview
- EDA-guided CoT Prompting
- Text-Circuit Hybrid Embedding
- EDA-Tailored Acceleration
- Experiment Results
- Extension Works

Overview



Technique 1: EDA-guided CoT Prompting


Challenge LLMs lack the knowledge to analyze RTL code, and it's expensive to train or fine-tune



[1] Chang, Kaiyan, et al. "Data is all you need: Finetuning Ilms for chip design via an automated design-data augmentation framework." Proceedings of the 61st ACM/IEEE Design Automation Conference. 2024.


[2] Liu, Mingjie, et al. "Chipnemo: Domain-adapted Ilms for chip design." arXiv preprint arXiv:2311.00176 (2023).

Technique 1: EDA-guided CoT Prompting





Technique 2: Text-Circuit Hybrid Embedding


Challenge Closed LLM results in the inability to extract feature embeddings and circuit summary cannot be directly input into downstream models




Technique 2: Text-Circuit Hybrid Embedding








[1] NVIDIA sparse computing library, https://docs.nvidia.com/cuda/cusparse/index.html





Backgrounds and MotivationsRelated Works

Challenges and Techniques

• Overview

- EDA-guided CoT Prompting
- Text-Circuit Hybrid Embedding
- EDA-Tailored Acceleration

Experiment Results

Extension Works

Experiment Setup


≻Setup

- GPU: A100, nvcc 11.8, Pytorch 2.0.1, PyG v2.5.3
- Dataset: OpenABC, 23 IP, 1500 logic synthesis flow
- Baseline:
 - OpenABC
 - LOSTIN
- LM-model
 - Mamba-130m
 - DeBERTa-base
- Training
 - 20 epochs
 - Learning rate(0.1 for LM, 0.01 for GNN)


IP	Characteristics of Benchmarks							
	PI	PO	Ν	Е	I	D		Function
spi [18] i2c[18] ss_pcm[18] usb_phy[18] sasc[18] wb_dma[18] simple_spi[18] pci[18]	254 177 104 132 135 828 164 3429	238 128 90 90 125 702 132 3157	4219 1169 462 487 613 4587 930 19547	8676 2466 896 1064 1351 9876 1992 42251	5524 1188 434 513 788 4768 1084 25719	35 15 10 10 9 29 12 29		Communica tion/Bus Protocol
wb_conmax[18] ethernet[18] ac97 ctrl[18]	2122 10731 2339	2075 10422 2137	47840 67164 11464	97755 144750 25065	42138 86799 14326	24 34		
mem_ctrl[18] bp_be[19] vga_lcd[18]	1187 11592	962 8413	16307 82514 105334	37146 173441	18092 109608 141037	36 86	B Wis	Controller
des3_area[18] aes[18] sha256[20] aes_xcrypt[21] aes_secworks[22]	303 683 1943 1975 3087	64 529 1042 1805 2604	4971 28925 15816 45840 40778	10006 58379 32674 93485 84160	4686 20494 18459 36180 45391	30 27 76 43 42		Crpto
fir 20 iir 20 jpeg 18 idft 20 dft 20				9467 14397 234331 520523 527509		43		DSP
tv80[18] tiny_rocket[15] fpu[23] picosoc[23] dynamic_node[15]		361 4181 409 10797 2575	11328 52315 29623 82945 18094	23017 108811 59655 176687 38763	11653 67410 37142 107637 23377	54 80 819 43 33		Processor

[1] Chowdhury A B, Tan B, Karri R, et al. Openabc-d: A large-scale dataset for machine learning guided integrated circuit synthesis[J]. arXiv preprint arXiv:2110.11292, 2021.

Evaluation Result



Speedup Result



AIG-Tailored SpMM kernel achieves an average of 1.74× speedup compared with cuSPARSE An average of end-to-end 1.37× speedup compared with PyG

Backgrounds and MotivationsRelated Works

Challenges and Techniques

• Overview


- EDA-guided CoT Prompting
- Text-Circuit Hybrid Embedding
- EDA-Tailored Acceleration

Experiment Results

>Extension Works

Extension: AIG-based GAT acceleration

>Thread workload reallocation and skip redundant computing



1.54x average speedup and **46.8%** memory usage reduction over PyG

[1] Zhang, Hengrui, et al. "Understanding gnn computational graph: A coordinated computation, io, and memory perspective." Proceedings of Machine Learning and Systems 4 (2022): 467-484.





LLSM: LLM-enhanced Logic Synthesis Model with

EDA-guided CoT Prompting, Hybrid Embedding and AIG-tailored Acceleration

Shan Huang, supervised by Prof. Guohao Dai

ironheart@sjtu.edu.cn, daiguohao@sjtu.edu.cn

