ASP-DAC 2025

Revisit MBFF: Efficient Early-Stage Multi-bit Flip-Flops Clustering with Physical and Timing Awareness

<u>Yichen Cai</u>, Linyu Zhu, and Xinfei Guo Shanghai Jiao Tong University January 23, 2025





Intelligent Circuits, Architectures, and Systems (iCAS) 上海交通大学密西根学院 智能电路、架构和系统实验室

Outline

Background

- What is Multi-Bit Flip-Flop (MBFF)?
- Stage-related Clustering Result
- Our Approach
 - Step 1. Flip-Flop Distance Estimation
 - Step 2. Signal Path Timing Estimation
 - Step 3. MBFF Clustering Algorithm
- Experiment Setup and Results
- Conclusions

What is Multi-Bit Flip-Flop (MBFF)?

- By clustering FFs together
 - Share a common clock pin
 - Save internal inverters

- Advances by clustering
 - Simplify clock tree structure
 - Reduce power







after synthesis



after placement

Design: or1200



after synthesis



after placement

	Clustering after synthesis	Clustering after placement
P_{clk}	50.88	57.87
P _{total}	116.34	125.71
WNS	-0.172	-0.153
TNS	-289.664	-226.893
Bits/Flop	2.709	1.732

Design: or1200



after synthesis



after placement

	Clustering after synthesis	Clustering after placement
P_{clk}	50.88	57.87
P _{total}	116.34	125.71
WNS	-0.172	-0.153
TNS	-289 664	-226 893
Bits/Flop	2.709	1.732

Design: or1200



after synthesis



after placement

	Clustering after synthesis	Clustering after placement
P_{clk}	50.88	57.87
Ptotal	116.34	125.71
WNS	-0.172	-0.153
TNS	-289.664	-226.893
Bits/Flop	2.709	1.732

Design: or1200



Design: or1200

Our Approach



Step 1. Flip-Flop Distance Estimation

- Consider physical locality
 - FF with shorter distance will result in better timing
- Run placement in floorplan mode
 - ~87 times speedup compared to normal placement
- Calculate Manhattan distance
 - Apply threshold distance to filter FF combinations





Step 2. Signal Path Timing Estimation

- Based on NLP-based timing prediction model
 - Embedded with basic gate features and global features
 - Trained as regression model using golden delays without MBFF clustering
 - Estimate both input and output delay



Synthesis

Conflict graph

- Each node -> one possible FF pair
- Each edge -> share a same FF between two nodes
- After select one node, should delete all adjoining nodes



a) Build conflict graph based on all filtered FF pairs in Step 1

- b) Assign weight of each node as potential power reduction amount
- c) Calculate coefficient c (show in next few slides)
- d) Find, select, and cluster the node with smallest coefficient c





- e) Repeat above steps until all nodes are selected
- f) Release the distance threshold to introduce more possible FF pairs into consideration
- g) Iterate until no more MBFF can be further clustered





The coefficient c is calculated by:





(a) Type I FF pair with large Δ_{slk} difference.

(b) Type II FF pair with small Δ_{slk} difference.

Smaller
$$1 + \frac{|\Delta slk_{f_i} - \Delta slk_{f_j}|}{|\Delta slk_{f_i} + \Delta slk_{f_j}|}$$
 results in better QoF

Experiment Setup

- Commercial EDA tools and flow
- 28nm technology node PDK
- Standard cell library and 2-bit MBFF library
- One OpenRISC core & six IWLS 2005 benchmark

Benchmarks	#FFs	#Cells	#Nets	Clock Period (ns)
or1200	3627	23417	23716	1
mem_ctrl	1002	5008	5124	0.15
ac97_ctrl	2161	6519	6604	0.5
wb_conmax	770	23531	24663	0.35
ethernet	10534	34025	34123	3
vga_lcd	17050	51885	51974	6
des_perf	8808	66951	67188	0.35

Benchmarks	Comm witho	ercial Tool out MBFF	Commer with	Commercial Tool with MBFF		acement stering [19]	Proposed Approach	
	P_{clk}	17.88	13.74	23.15%	14.10	21.14%	13.74	23.15%
0=1200	P _{total}	27.71	23.68	14.54%	23.60	14.83%	23.26	16.06%
011200	WNS	-0.206	-0.238	-15.53%	-0.250	-21.36%	-0.217	-5.34%
	TNS	-20.491	-17.517	14.51%	-17.723	13.51%	-16.737	18.32%
	P_{clk}	32.49	28.91	11.02%	26.03	19.88%	26.60	18.13%
mem_ctrl	P _{total}	39.44	36.17	8.29%	33.44	15.21%	33.83	14.22%
	WNS	-0.318	-0.337	-5.97%	-0.327	-2.83%	-0.324	-1.89%
	TNS	-156.437	-171.942	-9.91%	-179.379	-14.67%	-164.090	-4.89%
	P_{clk}	22.06	17.15	22.26%	17.23	21.89%	16.56	24.93%
ac97_ctrl	P _{total}	25.48	20.84	18.21%	20.93	17.86%	20.10	21.11%
	WNS	-0.281	-0.321	-14.23%	-0.333	-18.51%	-0.275	2.14%
	TNS	-16.554	-31.108	-87.92%	-23.016	-39.04%	-9.017	45.53%
	P_{clk}	15.30	11.38	25.62%	9.76	36.21%	11.13	27.25%
who any max	P _{total}	37.61	33.50	10.93%	31.15	17.18%	33.65	10.53%
wb_conmax	WNS	-0.118	-0.112	5.08%	-0.209	-77.12%	-0.084	28.81%
	TNS	-13.802	-19.201	-39.12%	-41.450	-200.32%	-14.097	-2.14%
	P_{clk}	16.22	11.47	29.28%	12.94	20.22%	12.47	23.12%
athornat	P _{total}	19.74	15.03	23.86%	16.56	16.11%	16.08	18.54%
ethernet	WNS	-2.608	-2.789	-6.94%	-2.943	-12.85%	-2.380	8.74%
	TNS	-273.830	-336.379	-22.84%	-352.083	-28.58%	-260.849	4.74%
	P_{clk}	12.52	9.22	26.36%	9.53	23.88%	9.29	25.80%
vga lad	P _{total}	15.70	13.80	12.10%	14.93	4.90%	13.02	17.07%
vga_icu	WNS	-8.052	-16.796	-108.59%	-13.228	-64.28%	-10.239	-27.16%
	TNS	-367.614	-792.290	-115.52%	-610.260	-66.01%	-456.827	-24.27%
	P_{clk}	121.71	97.95	19.52%	100.73	17.24%	89.22	26.69%
dae narf	P _{total}	227.76	211.82	7.00%	208.64	8.39%	192.33	15.56%
des_peri	WNS	-0.271	-0.300	-10.70%	-0.259	4.43%	-0.188	30.63%
	TNS	-151.965	-171.134	-12.61%	-155.087	-2.05%	-122.473	19.41%
	$ P_{clk}$	-	-	22.46%	-	22.92%	-	24.15%
A========	Ptotal	-	-	13.56%	-	13.50%	-	16.16%
Average	WNS	-	-	-22.41%	-	-27.50%	-	5.13%
	TNS	-	-	-39.06%	-	-48.16%	-	8.10%

	Benchmarks	Commo witho	ercial Tool out MBFF	Commer with	cial Tool MBFF	Pre-pl MBFF Clu	acement stering [19]	Proposed	Approach
	or1200	P _{clk} P _{total} WNS	17.88 27.71 -0.206	13.74 23.68	23.15 % 14.54%	14.10 23.60 -0.250	21.14% 14.83% -21.36%	13.74 23.26 -0.217	23.15% 16.06%
		TNS	-20.491	-17.517	11.51%	-17.723	13.51%	-16.737	-3.34% 18.32%
		P_{clk}	32.49	28.91	11.02%	26.03	19.88%	26.60	18.13%
\sim		6 41	4			33.44	15.21%	33.83	14.22%
J	ne state-	-ot-th	e-art pre	e-plac	ement	-0.327	-2.83% -14 67%	-0.524	-1.89%
						17.23	21.89%	16.56	24.93%
VI	BFF cius	sterin	ig algori	inm da	ased	20.93	17.86%	20.10	21.11%
						-0.333	-18.51%	-0.275	2.14%
Dr	n pure lo	aic Ic	ocality.			-23.016	-39.04%	-9.017	45.53%
		3	j			9.76	36.21%	11.13	27.25%
	wb conmax	P _{total}	37.61	33.50	10.93%	31.15	17.18%	33.65	10.53%
		WNS	-0.118	-0.112	5.08%	-0.209	-77.12%	-0.084	28.81%
		INS D	-13.802	-19.201	-39.12%	-41.450	-200.32%	-14.097	$\frac{-2.14\%}{22.12\%}$
		P_{clk}	10.22	11.4/	29.28% 22.969	12.94	20.22%	12.4/	23.12%
	ethernet	<i>^rtotal</i> WNS	-2 608	-2 789	23.00% -6.94%	-2 943	-12 85%	-2 380	10.34% 8 74%
		TNS	-273.830	-336.379	-22.84%	-352.083	-28.58%	-260.849	4.74%
		P_{clk}	12.52	9.22	26.36%	9.53	23.88%	9.29	25.80%
		Ptotal	15.70	13.80	12.10%	14.93	4.90%	13.02	17.07%
	vga_ica	WNS	-8.052	-16.796	-108.59%	-13.228	-64.28%	-10.239	-27.16%
		TNS	-367.614	-792.290	-115.52%	-610.260	-66.01%	-456.827	-24.27%
		P_{clk}	121.71	97.95	19.52%	100.73	17.24%	89.22	26.69%
	des perf	P _{total}	227.76	211.82	7.00%	208.64	8.39%	192.33	15.56%
	dec_per i	WNS	-0.271	-0.300	-10.70%	-0.259	4.43%	-0.188	30.63%
		INS	-151.965	-171.134	-12.61%	-155.087	-2.05%	-122.473	19.41%
		$ P_{clk}$	-	-	22.46%	-	22.92%	-	24.15%
	Average	P _{total}	-	-	13.56%	-	13.50%	-	16.16%
	Average	WNS	-	-	-22.41%	-	-27.50%	-	5.13%
		TNS	-	-	-39.06%	-	-48.16%	-	8.10%

Benchmarks	Commercial Tool		Commercial Tool		Pre-pl	acement	Proposed Approac	
DeneminarKs	witho	out MBFF	with	NIDFF		istering [19]	Hoposed	nppioaen
	P_{clk}	17.88	13.74	23.15%	14.10	21.14%	13.74	23.15%
001200	P _{total}	27.71	23.68	14.54%	23.60	14.83%	23.26	16.06%
011200	WNS	-0.206	-0.238	-15.53%	-0.250	-21.36%	-0.217	-5.34%
	TNS	-20.491	-17.517	14.51%	-17.723	13.51%	-16.737	18.32%
	P_{clk}	32.49	28.91	11.02%	26.03	19.88%	26.60	18.13%
mem_ctrl	P _{total}	39.44	36.17	8.29%	33.44	15.21%	33.83	14.22%
	WNS	-0.318	-0.337	-5.97%	-0.327	-2.83%	-0.324	-1.89%
	TNS	-156.437	-171.942	-9.91%	-179.379	-14.67%	-164.090	-4.89%
	P_{clk}	22.06	17.15	22.26%	17.23	21.89%	16.56	24.93%
ac97_ctrl	P _{total}	25.48	20.84	18.21%	20.93	17.86%	20.10	21.11%
	WNS	-0.281	-0.321	-14.23%	-0.333	-18.51%	-0.275	2.14%
	TNS	-16.554	-31.108	-87.92%	-23.016	-39.04%	-9.017	45.53%
	P_{clk}	15.30	11.38	25.62%	9.76	36.21%	11.13	27.25%
wb_conmax	P _{total}	37.61	33.50	10.93%	31.15	17.18%	33.65	10.53%
	WNS	-0.118	-0.112	5.08%	-0.209	-77.12%	-0.084	28.81%
	TNS	-13.802	-19.201	-39.12%	-41.450	-200.32%	-14.097	-2.14%
	P_{clk}	16.22	11.47	29.28%	12.94	20.22%	12.47	23.12%
othornot	P_{total}	19.74	15.03	23.86%	16.56	16.11%	16.08	18.54%
ethernet	WNS	-2.608	-2.789	-6.94%	-2.943	-12.85%	-2.380	8.74%
	TNS	-273.830	-336.379	-22.84%	-352.083	-28.58%	-260.849	4.74%
	P_{clk}	12.52	9.22	26.36%	9.53	23.88%	9.29	25.80%
vga led	P _{total}	15.70	13.80	12.10%	14.93	4.90%	13.02	17.07%
vga_icu	WNS	-8.052	-16.796	-108.59%	-13.228	-64.28%	-10.239	-27.16%
	TNS	-367.614	-792.290	-115.52%	-610.260	-66.01%	-456.827	-24.27%
	P_{clk}	121.71	97.95	19.52%	100.73	17.24%	89.22	26.69%
daa nanf	P _{total}	227.76	211.82	7.00%	208.64	8.39%	192.33	15.56%
des_pert	WNS	-0.271	-0.300	-10.70%	-0.259	4.43%	-0.188	30.63%
	TNS	-151.965	-171.134	-12.61%	-155.087	-2.05%	-122.473	19.41%
	P 11	-		22 46%		22 92%	-	24 15%
	P_{i}	_	-	13 56%	_	13 50%	_	16 16%
Average	WNS	_	_	-22 41%	_	-27 50%	_	5 13%
_	TNS	_	_	-39.06%	_	-48 16%	_	5.15 % 8 10%
		-	-	-37.00/0	-	-40.10/0	-	0.10/0

Benchmarks	Comm witho	ercial Tool out MBFF	Commer with	Commercial Tool with MBFF		acement stering [19]	Proposed Approach	
	P_{clk}	17.88	13.74	23.15%	14.10	21.14%	13.74	23.15%
0=1200	P _{total}	27.71	23.68	14.54%	23.60	14.83%	23.26	16.06 %
011200	WNS	-0.206	-0.238	-15.53%	-0.250	-21.36%	-0.217	-5.34%
	TNS	-20.491	-17.517	14.51%	-17.723	13.51%	-16.737	18.32%
	P_{clk}	32.49	28.91	11.02%	26.03	19.88%	26.60	18.13%
mem_ctrl	P _{total}	39.44	36.17	8.29%	33.44	15.21%	33.83	14.22%
	WNS	-0.318	-0.337	-5.97%	-0.327	-2.83%	-0.324	-1.89%
	TNS	-156.437	-171.942	-9.91%	-179.379	-14.67%	-164.090	-4.89%
	P_{clk}	22.06	17.15	22.26%	17.23	21.89%	16.56	24.93%
ac07 ctrl	P_{total}	25.48	20.84	18.21%	20.93	17.86%	20.10	21.11%
ac9/_ctrl	WNS	-0.281	-0.321	-14.23%	-0.333	-18.51%	-0.275	2.14%
	TNS	-16.554	-31.108	-87.92%	-23.016	-39.04%	-9.017	45.53%
	P_{clk}	15.30	11.38	25.62%	9.76	36.21%	11.13	27.25%
wb_conmax	P _{total}	37.61	33.50	10.93%	31.15	17.18%	33.65	10.53%
	WNS	-0.118	-0.112	5.08%	-0.209	-77.12%	-0.084	28.81%
	TNS	-13.802	-19.201	-39.12%	-41.450	-200.32%	-14.097	-2.14%
	P_{clk}	16.22	11.47	29.28%	12.94	20.22%	12.47	23.12%
othornot	P _{total}	19.74	15.03	23.86%	16.56	16.11%	16.08	18.54%
ethernet	WNS	-2.608	-2.789	-6.94%	-2.943	-12.85%	-2.380	8.74%
	TNS	-273.830	-336.379	-22.84%	-352.083	-28.58%	-260.849	4.74%
	P_{clk}	12.52	9.22	26.36%	9.53	23.88%	9.29	25.80%
vga led	P _{total}	15.70	13.80	12.10%	14.93	4.90%	13.02	17.07%
vga_icu	WNS	-8.052	-16.796	-108.59%	-13.228	-64.28%	-10.239	-27.16%
	TNS	-367.614	-792.290	-115.52%	-610.260	-66.01%	-456.827	-24.27%
	P_{clk}	121.71	97.95	19.52%	100.73	17.24%	89.22	26.69%
des porf	P _{total}	227.76	211.82	7.00%	208.64	8.39%	192.33	15.56%
ues_per i	WNS	-0.271	-0.300	-10.70%	-0.259	4.43%	-0.188	30.63%
	TNS	-151.965	-171.134	-12.61%	-155.087	-2.05%	-122.473	19.41 %
	P_{all}	_		22.46%	-	22.92%	_	24,15%
	Proto	-	_	13.56%	_	13 50%	-	16.16%
Average	WNS	-	_ ┗	-22.41%	-	-21.30%	-	2.12%
	TNS	-	-	-39.06%	-	-48.16%	-	8.10%

Benchmarks	Comm witho	ercial Tool out MBFF	Commercial Tool with MBFF		Pre-pl MBFF Clu	acement stering [19]	Proposed	Proposed Approach	
	P_{clk}	17.88	13.74	23.15%	14.10	21.14%	13.74	23.15%	
om1000	P_{total}	27.71	23.68	14.54%	23.60	14.83%	23.26	16.06 %	
or1200	WNS	-0.206	-0.238	-15.53%	-0.250	-21.36%	-0.217	-5.34%	
	TNS	-20.491	-17.517	14.51%	-17.723	13.51%	-16.737	18.32%	
	P_{clk}	32.49	28.91	11.02%	26.03	19.88%	26.60	18.13%	
	P_{total}	39.44	36.17	8.29%	33.44	15.21%	33.83	14.22%	
mem_ctr1	WNS	-0.318	-0.337	-5.97%	-0.327	-2.83%	-0.324	-1.89%	
_	TNS	-156.437	-171.942	-9.91%	-179.379	-14.67%	-164.090	-4.89%	
	P_{clk}	22.06	17.15	22.26%	17.23	21.89%	16.56	24.93%	
0.07 otml	P _{total}	25.48	20.84	18.21%	20.93	17.86%	20.10	21.11%	
ac9/_ctr1	WNS	-0.281	-0.321	-14.23%	-0.333	-18.51%	-0.275	2.14%	
	TNS	-16.554	-31.108	-87.92%	-23.016	-39.04%	-9.017	45.53%	
	P_{clk}	15.30	11.38	25.62%	9.76	36.21%	11.13	27.25%	
	Ptotal	37.61	33.50	10.93%	31.15	17.18%	33.65	10.53%	
wb_conmax	WNS	-0.118	-0.112	5.08%	-0.209	-77.12%	-0.084	28.81%	
	TNS	-13.802	-19.201	-39.12%	-41.450	-200.32%	-14.097	-2.14%	
	P_{clk}	16.22	11.47	29.28%	12.94	20.22%	12.47	23.12%	
	Ptotal	19.74	15.03	23.86%	16.56	16.11%	16.08	18.54%	
etnernet	WNS	-2.608	-2.789	-6.94%	-2.943	-12.85%	-2.380	8.74%	
	TNS	-273.830	-336.379	-22.84%	-352.083	-28.58%	-260.849	4.74%	
	P_{clk}	12.52	9.22	26.36%	9.53	23.88%	9.29	25.80%	
was lad	P _{total}	15.70	13.80	12.10%	14.93	4.90%	13.02	17.07%	
vga_icu	WNS	-8.052	-16.796	-108.59%	-13.228	-64.28%	-10.239	-27.16%	
	TNS	-367.614	-792.290	-	.260	-66.01%	-456.827	-24.27%	
	P_{clk}	121.71	97.95	73391	%	17.24%	87.29	26.69%	
daa nanf	P _{total}	227.76	211.82	00.0	6.64	8.39%	192.33	15.56%	
des_pert	WNS	-0.271	-0.300	-10.70%	-0.259		-0.188	3. 3%	
	TNS	-151.965	-171.134	-12.6	-155.08	01.91% F	-122.473	19.4	
	$ P_{clk} $	-	-	21 7%	L	22.9	-	24.15	
A	P _{total}	-	-	1 07	-	13 1%	-	5 16%	
Average	WNS	-	-	-22.41%	-	-27.50%	-	5.13%	
	TNS	-	-	-39.06%	-	-48.16%	-	8.10%	

Conclusions

- An early stage MBFF clustering algorithm with both physical and timing awareness.
- Promise the final timing condition while reducing power through MBFF clustering and useful skew optimization.
- Without many iterations through placment and route, the proposed flow only needs to execute the flow for one time.
- The algorithm is implemented on commercial EDA tools and flow, and is capable to work with other power reduction techniques easily.

Thank you!

Time for Q&A