Title | Application-Specific 3D Network-on-Chip Design Using Simulated Allocation |
Author | Pingqiang Zhou (Univ. of Minnesota, U.S.A.), Ping-Hung Yuh (National Taiwan Univ., Taiwan), *Sachin S. Sapatnekar (Univ. of Minnesota, U.S.A.) |
Page | pp. 517 - 522 |
Detailed information (abstract, keywords, etc) | |
Slides |
Title | A3MAP: Architecture-Aware Analytic Mapping for Networks-on-Chip |
Author | Wooyoung Jang, *David Z. Pan (Univ. of Texas, Austin, U.S.A.) |
Page | pp. 523 - 528 |
Detailed information (abstract, keywords, etc) | |
Slides |
Title | Efficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip |
Author | *Jonas Diemer, Rolf Ernst (Institute of Computer and Network Engineering, TU Braunschweig, Germany), Michael Kauschke (Intel, Germany) |
Page | pp. 529 - 534 |
Detailed information (abstract, keywords, etc) | |
Slides |
Title | Floorplanning and Topology Generation for Application-Specific Network-on-Chip |
Author | *Bei Yu, Sheqin Dong (Tsinghua Univ., China), Song Chen, Satoshi Goto (Waseda Univ., Japan) |
Page | pp. 535 - 540 |
Detailed information (abstract, keywords, etc) | |
Slides |