(Back to Session Schedule)

The 19th Asia and South Pacific Design Automation Conference

Session 6S  Special Session: Overcoming Major Silicon Bottlenecks: Variability, Reliability, Validation and Debug
Time: 15:50 - 17:30 Wednesday, January 22, 2014
Location: Room 302
Organizer: Subhasish Mitra (Stanford Univ., U.S.A.)

6S-1 (Time: 15:50 - 16:20)
Title(Invited Paper) Accurate and Inexpensive Performance Monitoring for Variability-Aware Systems
AuthorLiangzhen Lai, *Puneet Gupta (UCLA, U.S.A.)
Pagepp. 467 - 473
Detailed information (abstract, keywords, etc)

6S-2 (Time: 16:20 - 16:50)
Title(Invited Paper) Quantifying Workload Dependent Reliability in Embedded Processors
Author*Vikas Chandra (ARM, U.S.A.)
Pagepp. 474 - 477
Detailed information (abstract, keywords, etc)

6S-3 (Time: 16:50 - 17:20)
Title(Invited Paper) QED Post-Silicon Validation and Debug: Frequently Asked Questions
AuthorDavid Lin, *Subhasish Mitra (Stanford Univ., U.S.A.)
Pagepp. 478 - 482
Detailed information (abstract, keywords, etc)