| Title | DPlace2.0: A Stable and Efficient Analytical Placement Based on Diffusion | 
| Author | Tao Luo, *David Z. Pan (Univ. of Texas, Austin, United States) | 
| Page | pp. 346 - 351 | 
| Detailed information (abstract, keywords, etc) | |
| Title | Total Power Optimization Combining Placement, Sizing and Multi-Vt Through Slack Distribution Management | 
| Author | Tao Luo (Univ. of Texas, Austin, United States), David Newmark (Advanced Micro Devices, United States), *David Z. Pan (Univ. of Texas, Austin, United States) | 
| Page | pp. 352 - 357 | 
| Detailed information (abstract, keywords, etc) | |
| Title | An Innovative Steiner Tree Based Approach for Polygon Partitioning | 
| Author | Yongqiang Lu, *Qing Su, Jamil Kawa (Synopsys, United States) | 
| Page | pp. 358 - 363 | 
| Detailed information (abstract, keywords, etc) | |
| Title | An MILP-Based Wire Spreading Algorithm for PSM-Aware Layout Modification | 
| Author | *Ming-Chao Tsai, Yung-Chia Lin, Ting-Chi Wang (Nat'l Tsing Hua Univ., Taiwan) | 
| Page | pp. 364 - 369 | 
| Detailed information (abstract, keywords, etc) | |
| Title | Low Power Clock Buffer Planning Methodology in F-D Placement for Large Scale Circuit Design | 
| Author | *Yanfeng Wang, Qiang Zhou, Yici Cai (Tsinghua Univ., China), Jiang Hu (Texas A&M Univ., United States), Xianlong Hong, Jinian Bian (Tsinghua Univ., China) | 
| Page | pp. 370 - 375 | 
| Detailed information (abstract, keywords, etc) | |
| Title | Power Grid Analysis Benchmarks | 
| Author | *Sani R. Nassif (IBM, United States) | 
| Page | pp. 376 - 381 | 
| Detailed information (abstract, keywords, etc) | |