| Title | A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design |
| Author | Michael Healy, Fayez Mohamood, Hsien-Hsin S. Lee, *Sung Kyu Lim (Georgia Inst. of Tech., United States) |
| Page | pp. 611 - 616 |
| Detailed information (abstract, keywords, etc) | |
| Title | Heuristic Power/Ground Network and Floorplan Co-Design Method |
| Author | *Xiaoyi Wang, Jin Shi, Yici Cai, Xianlong Hong (Tsinghua Univ., China) |
| Page | pp. 617 - 622 |
| Detailed information (abstract, keywords, etc) | |
| Title | Vertical Via Design Techniques for Multi-Layered P/G Networks |
| Author | *Shuai Li, Jin Shi, Yici Cai, Xianlong Hong (Tsinghua Univ., China) |
| Page | pp. 623 - 628 |
| Detailed information (abstract, keywords, etc) | |
| Title | Statistical Mixed Vt Allocation of Body-Biased Circuits for Reduced Leakage Variation |
| Author | Jinseob Jeong, *Seungwhun Paik, Youngsoo Shin (KAIST, Republic of Korea) |
| Page | pp. 629 - 634 |
| Detailed information (abstract, keywords, etc) | |
| Title | Exploring High-Speed Low-Power Hybrid Arithmetic Units at Scaled Supply and Adaptive Clock-Stretching |
| Author | Swaroop Ghosh, *Kaushik Roy (Purdue Univ., United States) |
| Page | pp. 635 - 640 |
| Detailed information (abstract, keywords, etc) | |