Title | Signal Skew Aware Floorplanning and Bumper Signal Assignment Technique for Flip-Chip |
Author | *Cheng-Yu Wang, Wai-Kei Mak (National Tsing Hua Univ., Taiwan) |
Page | pp. 341 - 346 |
Detailed information (abstract, keywords, etc) |
Title | A Novel Thermal Optimization Flow Using Incremental Floorplanning for 3D ICs |
Author | Xin Li, *Yuchun Ma, Xianlong Hong (Tsinghua Univ., China) |
Page | pp. 347 - 352 |
Detailed information (abstract, keywords, etc) |
Title | Analog Placement with Common Centroid and 1-D Symmetry Constraints |
Author | *Linfu Xiao, Evangeline Young (Chinese Univ. of Hong Kong, Hong Kong) |
Page | pp. 353 - 360 |
Detailed information (abstract, keywords, etc) |
Title | A Multilevel Analytical Placement for 3D ICs |
Author | Jason Cong, *Guojie Luo (Univ. of California, Los Angeles, United States) |
Page | pp. 361 - 366 |
Detailed information (abstract, keywords, etc) | |
Slides |
Title | Exploring Adjacency in Floorplanning |
Author | Jia Wang, *Hai Zhou (Northwestern Univ., United States) |
Page | pp. 367 - 372 |
Detailed information (abstract, keywords, etc) |