(Back to Session Schedule)

The 15th Asia and South Pacific Design Automation Conference

Session 9C  High-level Synthesis and Optimization for Performance and Power
Time: 13:30 - 15:10 Thursday, January 21, 2010
Location: Room 101C
Chairs: Lih-Yih Chiou (National Cheng Kung Univ., Taiwan), Jen-Chieh Yeh (ITRI, Taiwan)

9C-1 (Time: 13:30 - 13:55)
TitleParametric Yield Driven Resource Binding in Behavioral Synthesis with Multi-Vth/Vdd Library
Author*Yibo Chen (Penn State Univ., U.S.A.), Yu Wang (Tsinghua Univ., China), Yuan Xie (Penn State Univ., U.S.A.), Andres Takach (Mentor Graphics Corp., U.S.A.)
Pagepp. 781 - 786
Detailed information (abstract, keywords, etc)
Slides

9C-2 (Time: 13:55 - 14:20)
TitleOptimizing Blocks in an SoC Using Symbolic Code-Statement Reachability Analysis
Author*Hong-Zu Chou (National Taiwan Univ., Taiwan), Kai-Hui Chang (Avery Design Systems, U.S.A.), Sy-Yen Kuo (National Taiwan Univ., Taiwan)
Pagepp. 787 - 792
Detailed information (abstract, keywords, etc)
Slides

9C-3 (Time: 14:20 - 14:45)
TitleHigh Level Event Driven Thermal Estimation for Thermal Aware Task Allocation and Scheduling
Author*Jin Cui, Douglas L. Maskell (Nanyang Technological Univ., Singapore)
Pagepp. 793 - 798
Detailed information (abstract, keywords, etc)
Slides

9C-4 (Time: 14:45 - 15:10)
TitleMapping and Scheduling of Parallel C Applications with Ant Colony Optimization onto Heterogeneous Reconfigurable MPSoCs
AuthorFabrizio Ferrandi, *Christian Pilato, Donatella Sciuto, Antonino Tumeo (Politecnico di Milano, Italy)
Pagepp. 799 - 804
Detailed information (abstract, keywords, etc)
Slides