Sponsored By:
Archive
Keynote Addresses
- Keynote 1: "Next-Generation Design and EDA Challenges: Small Physics, Big Systems, and Tall Tool-Chains"
Rob A. Rutenbar (Carnegie Mellon Univ., United States)
(pdf: 3.4MB) - Keynote 2: "Meeting with the Forthcoming IC Design - The Era of Power, Variability and NRE Explosion and a Bit of the Future"
Takayasu Sakurai (University of Tokyo, Japan)
(pdf: 3.2MB) - Keynote 3: "How Foundry can Help Improve your Bottom-Line? Accuracy Matters!
"
Fu-Chieh Hsu (Taiwan Semiconductor Manufacturing Company, Taiwan)
(pdf: 0.7MB)
Notice: This file is a SUMMARY VERSION of the actual presentation.
Designers' Forum Invited Talks
Special Session Invited Talks
- 2D: Design for Manufacturability
- 3D: Embedded Software for Multiprocessor Systems-on-Chip
- 4D: EDA Challenges for Analog/RF
- 7D: Multi-Processor Platforms for Next Generation Embedded Systems
University LSI Design Contest
Regular Technical Sessions
- 1A: DFM in Physical Design
- 1B: SoC Software Design and Performance Analysis
- 1C: Advances in High-Frequency and High-Speed Circuit Design and CAD
- 2A: New Techniques in Placement
- 2B: On Chip Communication Methodology
- 2C: Analog CAD Techniques: From Analysis to Verification
- 3A: Routing
- 3B: System Synthesis and Optimization Techniques
- 3C: Model Checking and Applications to Digital and Analog Circuits
- 4A: Model Order Reduction and Macromodeling
- 4B: System Level Modeling
- 4C: Logic Synthesis
- 5A: Statistical Interconnect Modeling and Analysis
- 5B: Optimization Issues in Embedded Systems
- 5C: High-Level Synthesis
- 6A: Timing Modeling and Optimization
- 6B: Application Examples with Leading Edge Design Methodology
- 6C: Module/Circuit Synthesis
- 7A: Advanced Methods for Leakage Reduction
- 7B: Uncertainty Aware Interconnect Design
- 7C: Test Cost Reduction Techniques
- 8A: Advancement in Power Analysis and Optimization
- 8B: Electrical Optimization in Floorplanning/Placement
- 8C: Advances in Test and Diagnosis
- 9A: Power Efficient Design Techniques
- 9B: Leading Edge Design Methodology for Processors
- 9C: Satisfiability and Applications