Title | An Efficient Algorithm of Adjustable Delay Buffer Insertion for Clock Skew Minimization in Multiple Dynamic Supply Voltage Designs |
Author | Kuan-Yu Lin, *Hong-Ting Lin, Tsung-Yi Ho (National Cheng Kung Univ., Taiwan) |
Page | pp. 825 - 830 |
Detailed information (abstract, keywords, etc) | |
Slides |
Title | An Integer Programming Placement Approach to FPGA Clock Power Reduction |
Author | *Alireza Rakhshanfar, Jason Anderson (Univ. of Toronto, Canada) |
Page | pp. 831 - 836 |
Detailed information (abstract, keywords, etc) | |
Slides |
Title | Row-Based Area-Array I/O Design Planning in Concurrent Chip-Package Design Flow |
Author | Ren-Jie Lee, *Hung-Ming Chen (National Chiao Tung Univ., Taiwan) |
Page | pp. 837 - 842 |
Detailed information (abstract, keywords, etc) | |
Slides |
Title | A Provably Good Approximation Algorithm for Rectangle Escape Problem with Application to PCB Routing |
Author | Qiang Ma, Hui Kong, *Martin D. F. Wong (Univ. of Illinois, Urbana-Champaign, U.S.A.), Evangeline F. Y. Young (Chinese Univ. of Hong Kong, Hong Kong) |
Page | pp. 843 - 848 |
Detailed information (abstract, keywords, etc) | |
Slides |